
dynamic power share (%)
2251
302
39
21
8.6
7.7
7.5
3.8
3.1
2.4
2.8
RISC-V SoC
SRAM seq., dense
SRAM seq., event
latch mem. 12-bit
hw 20-bit
hw 16-bit
hw 12-bit
pruned 25 %
H=32, 16-bit
H=32, 50 %
front end
clock network
sequential cells
combinational cells
memory block


P_{avg} at 250 bins/s (µW)
5.6e+02
76
9.7
5.3
2.1
1.9
1.9
0.95
0.78
0.6
0.7
RISC-V SoC
SRAM seq., dense
SRAM seq., event
latch mem. 12-bit
hw 20-bit
hw 16-bit
hw 12-bit
pruned 25 %
H=32, 16-bit
H=32, 50 %
front end
dynamic ($P_{total} - P_{leakage}$)
leakage ($P_{leakage}$, 25 °C)