REVISION HISTORY

4

2

 Revision
 Date
 Drawn
 Checked

 Ver 0.5
 Initial Version
 2016-12-26
 HJ

 Ver 0.9
 2017-04-10
 HJ

 Ver 1.0
 2017-07-06
 HJ

Schematics Index:

P01: REVISION HISTORY

P02: BLOCK

P03: POWER TREE

P04: GPIO ASSIGNMENT

P05: SOC1

P06: SOC2

P07: DDR3 16X2

P08: POWER

P09: NAND-eMMC

P10: CARD-USB-IR-SPDIF

P11: KEY-LED-ETH-DEBUG

P12: AV-HDMI

P13: WIFI-BT 2T2R

P14: WIFI-BT 1T1R

P15: GMAC


OPTION:


P07: DDR3 16X4

P07: DDR4 16X2

P07: LPDDR3

76,





3

2

PIN	Define	CFG	Function
PC0	NAND_WE	2	
PC1	NAND_ALE/SDC2_DS	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE0	2	
PC4	NAND_RE/SDC2_CLK	2/3	
PC5	NAND_RB0/SDC2_CMD	2/3	1
PC6	NAND_DQ0/SDC2_D0	2/3	
PC7	NAND_DQ1/SDC2_D1	2/3	NAND/eMMC
PC8	NAND_DQ2/SDC2_D2	2/3	
PC9	NAND_DQ3/SDC2_D3	2/3	
PC10	NAND_DQ4/SDC2_D4	2/3	
PC11	NAND_DQ5/SDC2_D5	2/3	1
PC12	NAND_DQ6/SDC2_D6	2/3	
PC13	NAND_DQ7/SDC2_D7	2/3	
PC14	NAND_DQS/SDC2_RST	2/3	
PC15	NAND_CE1	2	
PC16	NAND_RB1	2	1

PIN	Define	CFG	Function
PD0	RGMII-RXD3	5	
PD1	RGMII-RXD2	5	
PD2	RGMII-RXD1	5	
PD3	RGMII-RXD0	5	
PD4	RGMII-RXCK	5	
PD5	RGMII-RXCTL	5	
PD6			
PD7	RGMII-TXD3	5	
PD8	RGMII-TXD2	5	
PD9	RGMII-TXD1	5	
PD10	RGMII-TXD0	5	
PD11	RGMII-TXCK	5	
PD12	RGMII-TXCTL	5	
PD13	RGMII-CLKIN	5	
PD14			

PIN	Define	CFG	Function
PD15			
PD16			
PD17			
PD18			
PD19	MDC	5	
PD20	MDIO	5	
PD21	RGMII-RESET	1	
PD22			
PD23			
PD24			
PD25			
PD26			

PIN	Define	CFG	Function
PG0	SDC1_CLK	2	
PG1	SDC1_CMD	2	
PG2	SDC1_D0	2	
PG3	SDC1_D1	2	
PG4	SDC1_D2	2	
PG5	SDC1_D3	2	
PG6	UART1_TX	2	WIFI+BT
PG7	UART1_RX	2	WILITEI
PG8	UART1_RTS	2	
PG9	UART1_CTS	2	
PG10	PCM2_SYNC	2	
PG11	PCM2_CLK	2	
PG12	PCM2_DOUT	2	
PG13	PCM2_DIN	2	
PG14			

PIN	Define	CFG	Function
PF0	SDC0_D1	2	
PF1	SDC0_D0	2	
PF2	SDC0_CLK/UART0_TX	2/3	
PF3	SDC0_CMD	2	CARD0
PF4	SDC0_D3/UART0_RX	2/3	
PF5	SDC0_D2	2	
PF6	SDC0-DET	2	

	PIN	Define	CFG	Function
ĺ	PH0	CPUX-UTX	2	
	PH1	CPUX-URX	2	
h	PH2	DDC_CEC_EN	6	
l	PH3			
ĺ	PH4			
1	PH5			
	РН6			
	PH7	SPDIF_OUT	3	
	PH8	HSCL	2	
	PH9	HSDA	2	HDMI
	PH10	HCEC	2	

PIN Define CFG Funct PL0 PMU-SCK 3 PL1 PMU-SDA 3 PL2 RECOVERY 6	ion
PL1 PMU-SDA 3	
PL2 RECOVERY 6	
l	
PL3 LINK-LED 1	
PL4 PWR-LED 1	
PL5 USB0-DRVVBUS 1	
PL6 MUTE 1	
PL7 STATUS-LED 1	
PL8 BT-WIFI-ON 1	
PL9 IR-RX 2	
PL10	
PMO WL-WAKE-AP 6	
PM1 BT-WAKE-AP 6	
PM2 AP-WAKE-BT 1	. тот
PM3 WL-REG-ON 1	. + 151
PM4 BT-REG-ON 1	

AllWinner Technology Co.,Ltd

Design Name

H6-STD-V1.0

Size Page Name

A3 GPIO ASSIGNMENT

Date: Tuesday August 22 2017 Sheet A of 15

