REVISION RECORD

LTR ECO NO: APPROVED: DATE:

DVDD12\_EMI O 1.2V IO for DDR2 R101 0603 OR VM12\_SW\_PMU check MSDC1/2 C115 close to pin E1 (150mil) IO power C125 close to pin G26 (150mil) For low-power testing proposal. It can be cancel for cost-down proposal VCCK | R10 | VCCK | VCCK | L11 | D | VCCK | L12 | D | VCCK | L13 | D | VCCK | L15 | D | VCCK | L15 | D | VCCK | L16 | D | VCCK | VCCK | M10 | D | VCCK | VCCK | M18 | D | VCCK | VCCK | N18 | D | VCCK | VCCK | N18 | D | VCCK | VCCK | N18 | D | VCCK | VCCK | VCCK | R18 | D | VCCK | U10 | D | VCCK | VCCK | VCCK | U10 | D | VCCK | VCCK | VCCK | U10 | D | VCCK | OVCORE\_SW\_BB | VCCK\_VPROC | VCC VPROC\_BB R104

| 100nF | 100nF | 100nF | 100nF | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 04 To MT6323 GND\_VPROC\_FB pin To MT6323 VPROC\_FB pin W20
U20
V20
V21
V21
W21
W21
W21
W21
W21
W21
W21
W21
W21
AVSS18 MD
V20
AVSS18 MD
V20
AVSS18 MD
V21
AVSS18 MD
V21
AVSS18 MD
V21
AVSS18 MD
V21
AVSS18 MD
A21
AVSS18 MD
A21
AVSS18 MD
AVSS18 MD
AVSS18 MD
AVSS18 MD
AVSS18 AP
AVSS18 AP (1)VPROC\_BB, GND pin of 1st cap group should be laid differential pair with ground shielding remote sense to PMIC (2)R107 & R103 must be close to 1st cap group. If you want to remove them, please make sure the VPROC\_FB/GND\_VPROC\_FB must connect from 1st cap. group of VPROC For low-power testing proposal. It can be cancel for cost-down proposal A2 AVSS18\_MEMPLL R24 AVSS33\_USB AE21 AVDD18\_MD DVDD18\_MIPI AVDD18\_MD\_AP 0R 0402 R116 O VIO18\_PMU DVDD18\_MIPITX L2 AE19

AVDD18\_AP


AVDD18\_BLL

A C111 C113 For low-power testing proposal. DVDD18\_MIPIIO G1\_ VTCXO\_PMU O OR 0402 R1 AVDD33\_USB OR O402 R1 7 O VUSB\_PMU 0201 0201 0201 100nF CND0nF CND It can be cancel for cost-down proposal VIO18\_PMU O OR 0402 R114 AC21
AD22
AVSS18\_MD
AG26
V17
AVSS18\_MD
AVSS18\_MD
AVSS18\_AP
AVSS18\_AP VIO18\_PMU O 0R 0402 R115 For low-power testing proposal. It can be cancel for cost-down proposal T12 MI6 K21 H12 H20 H17 V14 AVDD18\_MEMPLL pin and AVSS18\_MEMPLL pin should be connected with PCB CAP first, and then connected with PMU and PCB ground. CAP should be near MT6592 as possible as we can.

REVISION RECORD

TR ECO NO: APPROVED: DATE:

SH201 1 GND SH-T8850-BB



		COMPANY: <loncheer></loncheer>					
		TITLE:		~T0050011100	50>		
DRAWN: <drawn by=""></drawn>	DATED: <drawn date=""></drawn>	<t8850&w8850></t8850&w8850>					
CHECKED: < Checked By>	DATED: <checked date=""></checked>	CODE:	SIZE:	DRAWIN	G NO:		REV:
QUALITY CONTROL: <qc by=""></qc>	DATED: <qc date=""></qc>		A0				
released: <released by=""></released>	DATED: < Release Date>	SCALE: <scale></scale>			SHEET: <b>2</b> F	12	

REVISION RECORD ECO NO: U302 placement, please be close to MT6322 I2C Address FAN53555: 0xC0 L307 placement, please be close to L301 NCP6335D: 0x1C [8] ANT\_SEL1 >> A2 EN C337 must to be close [8] ANT\_SEL2 >> A1 VSEL As short as possible and L307 as close as possible to L301, 0.47uH then connect to VPROC\_PMU [2,4,12] SDA1 SDA [2,4,12] SCL1 A3 SCL AU\_HSP [6]

AU\_HSN [6] AN5 555 VPROC\_FB should be ground shielding. AU\_HPL [6]

AU\_HPR [6] MICBIASO O P if you use digital MIC, please change cap (C241) to 1.0uF [6] AU\_VIN1\_P G3 AU\_VIN1\_P G4 AU\_VIN1\_N Symbol LPDDR2/1.2V PCDDR3L/1.35V PCDDR3/1.5V Reserved for desense tuning proposal. It can be cancel for cost-down proposal C333 are for VPROC\_FB decoupling proposal. It can be cancel for cost-down proposal BUCK OUTPUT C14 70mil [7] CLK4\_AUDIO >> 0.68uH Connect to MT6166 XO4 pin directly MT6333 switching charger function de-feature (Need to add external SWCHR) Change notice: BATSN**(3**) From 1st cap. group of VPROC on MT6582 side 1. Add R335, MT6322 pin N13 (CHRLDO) connect to R335, then connect to VBUS\_1 VPROC\_FB, GND\_VPROC\_FB should be laid differential 2. R330.1 connect to VUBS\_1 VPA\_FB \_D12 pair with ground shielding remote sense to PMIC L301 / L302 / L303 Please use inductor recommand by MTK CHR\_LDO N13 CHRLDO Refer to MT6323 design notice VCDT rating: 1.268V CONTROL SIGNAL [2] WATCHDOG\_B SYSRST\_B C317 is for noise decoupling proposal. VCN28 N38mil OVCN28\_PMU
VTCXO OVTCXO\_PMU It can be cancel for cost-down proposal VCAMA PMU M6 350mA PMU C3 4mil CQVRTQ VCAMA\_PMU C3 4mil CQVRTQ [11] PWRKEY >> Backup Batt. Plasse reservr R331/NTC301 & R339/NTC302 DLDO OUTPUT for thermal protection option GPS co-clock 1uF 0.1uF Vbat should connect to C341 first, PMU side W/ GPS | GPS non co-clock | 1uF | 0.1uF | [2] | [2] then star-connection to MT6323 VIO18\_PMU 50mil 30mil 0R R380 30mil 20mil 01 0402 R3 B2 [2] AUX\_IN1\_NTC >> [2] AUX\_INO\_NTC >> NTC302 30mil 01 0402 R354 Close to battery connector VSYS\_PMU O 0R 0402 R356 SOD123 68K\_NTC 68K\_NTC VCAM\_AF N7 6mil OVCAM\_AF 500mW  $VF: 4.85V \sim 5.36V$ A8 DVDD18\_DIG For 32k-less, please change GB301(baskap battery) to 22uF cap. VIO18\_PMU O 0R 0402 R367 A5 DVDD18\_IO Recommend implementing 1~100uF for VRTC, AUXADC\_REF C2
B1
B2
AUXADC\_VREF18
AUXADC\_AUXIN\_GPS
AVSS28\_AUXADC Refer to MT6323 design For low-power testing proposal. DONOT implement the backup battery. (Because of the Time precision: +-1.5 sec every 30 sec) notice for Zener selection It can be cancel for cost-down proposal [7] THERM\_ADC \$\frac{\phi}{\phi} C322 must to be close For longer RTC time sustain after battery remove, to MT6323 pin B1 please refer to RTC design notice. 020 [2] CHD\_DM A10 CHG\_DM CHG\_DP GND\_VREF N14 Close to MT6322 SIM LVS RTC 32K: BATTERY CONNECTOR (1) X301 / C324 / C319 = mountConnect X600 pin2 (2) R333 / R350 = NC4.7uF | 4.7uF | 4.7uF | 4.7uF | 4.7uF | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0402 | 0603 | 0603 | 0402 0402 | GND to MT6323 pin GND\_ISINK
GND\_VSYS
GND\_VPA
GND\_VPROC
GND\_VPROC
GND\_VPROC
GND\_VPROC
GND\_VPROC
GND\_VPROC
GND\_VPROC S C324 CRY\_FC135 B2 first then RTC 32K-less (NOT MP yet) ✓ AUXADC\_REF [3,7] (1) X301 / C324 / C319 = NCto main GND (near pin B2) (2) R333 / R350 = 0RGND\_LDO K6 GND\_LDO K8 © Close to MT6322 AUXADC\_VREF18 PIN, and the path need shielding with GND [11] BAT\_NTC >>  $\begin{array}{c|c} R333 & O201 & OR/NC & \longrightarrow & PMU_32K[7] \end{array}$ R350 0201 0R/NC Please refer to MT6322 design notice for Buck GND layout rule (1)MT6322 Buck GND(GND\_VPROC/GND\_VPA/GND\_VSYS) is connected together first, and then single trace connect to GND layer (2)Use single trace >40mil or GND plan to connect buck input bypass cap Output Voltage(V) Output Current(mA) Input Decoupling Output Decoupling and MT6322 GND pins of buck in the same layer, and then isolate this GND plan VPROC 0.7~1.4 >10uF L=0.68uH, C=10uF\*4Total outptu cap>40uF VSYS >10uF L=0.68uH,C=10uF\*2Total outptu cap>20uF >4.7uF  $0.5 \sim 3.4$ L=2.2uH,C=2.2uF+2.2uF Output cap range 4.4uF +/-20% Input Decoupling Output Voltage(V) Output Current(mA) Output Decoupling Notes 10uF 1.24 /1.39/1.54/1.84 Far-end bypass cap -20%~+20% VRF18 1.825 -20%~+200% Far-end bypass cap VIO18 4.7uF -20%~+200% Far-end bypass cap VCN\_1V8 120 1uF -20%~+20% Far-end bypass cap VCAMD 1.2 /1.3/1.5/1.8 150 1uF -20%~+20% Far-end bypass cap VCAM\_IO -20%~+20% Far-end bypass cap 1.2 /1.3/1.5/1.8 -20%~+20% Far-end bypass cap 1uF -20%~+20% Far-end bypass cap VTCXO 1uF -20%~+20% Far-end bypass cap VCN28 2.8 1uF -20%~+20% Far-end bypass cap VCAMA 3.2uF -20%~+20% 1uF near-end ,2.2uF Far-end bypass cap 4.7uF 3.3/3.4/3.5/3.6 -20%~+20% Far-end bypass cap -20%~+200% Far-end bypass cap VIO28 VUSB 3.3 -20%~+20% Far-end bypass cap 1.8 /3.3 -20%~+20% Far-end bypass cap 3.0 /3.3 -20%~+20% Far-end bypass cap 4.7uF 3.0 /3.3 -20%~+20% Far-end bypass cap VCAM\_AF 100 1uF -20%~+20% Far-end bypass cap 2.8/3.0/3.3 -20%~+20% Far-end bypass cap 1.8 /3.0 -20%~+20% Far-end bypass cap 1.2/1.3/1.5/1.8/2.0 100 1uF -20%~+20% Far-end bypass cap 2.8 /3.0/3.3 1.2/1.3/1.5/1.8/2.0 -20%~+20% Far-end bypass cap 2.5 /3.0/3.3 1.2 /1.3/1.5/1.8/2.0 100 -20%~+20% 03 MT6592 - Power & MT6322 -20%~+20% Custom MT6592 PHONE V1.0

Date: Tuesday, July 30, 2013 Sheet 3 of 22 0.1uF to 1000uF -20%~+20% Far-end bypass cap <Loncheer>

| COMPANT: | COMPANT:

ECO NO: MT6333 switching charger function de-feature (Need to add external SWCHR)
Change notice:
Page 4

1. Delete R813/C839/U3/R817/R1812/C1815/R335
2. Change C1809 to 1uf
3. Add R341/C1810 for ESD protection
4. Delete ISENSE/BATSNS net
5. Change C1806 location (close to MT6333)
6. Add U402 and related circuits L1801 / L304 / L305 / L306 Please use inductor recommand by MTK Refer to MT6333 design notice Switching Charger Buck Converter [2] EINTO\_MT6333 >> 6 Need pull-up resistor to VIO18 VCORE\_LX BUCK2\_SW L402 0.68uH 0.68uH [2,3,7] SRCLKENA SLEEP\_B OVCORE\_SW\_PMU [3] EXT\_PMIC\_EN > 1K 0201 R407 P C411 / C412 are for VMEM\_FB / VCORE\_FB decoupling proposal.

It can be cancel for cost-down proposal C413 47nF GND FAN5405 SUPPORT DOWNLOAD N/O BATTERY SAH
(3,4,12] SCL1
SDA1

GPIO93\_DRVVB[25] OR 0201

GPIO19\_CHG\_EN

GPIO19\_CHG\_EN R1316 FOR FAN5405 SUPPORT DOWNLOAD N/O BATTERY FAN5405 I2C ADDR D4 <Loncheer> <T8850&W8850>

VDDI VCC VCCQ SDIN8DE1-8G >=100nF <=100nF <=100nF>=4.7 uF >=4.7 uFDiscrete LPDDR2 134 ball, 0.5mm pitch VDD1=1.8V VDD2=1.20V VDDCA=1.2V VDDQ= 1.20V VIO18\_PMU O OR 0402 R418 O DVDD18\_EMI VDDCA=1.2V VDDQ = 1.20VDiscrete eMMC (153 balls) 153 ball, 0.5mm pitch C539 C540 C527 C528 C529 C530


0492<sub>2</sub>uF 0492<sub>2</sub>uF 0201 0201 0201 0201 GM90nF GM90nF GM90nF 1. VCC : Core Voltage 2.7v  $\sim$  3.6v 2. VCCQ : IO Voltage 1.7v $\sim$ 1.95v (low voltage range) 2.7v~3.6v(high voltage range) OR 0402 R512 OVEMC\_3V3\_PMU OR 0402 R513 OVIO18\_PMU CMD M5
CLK M6 OR 0201 R514 


EMMC\_CNE)


EMMC\_QES eMMC\_CLK should star connect from MCOCLK Close to Memory Check MCP part's requirement 


COMPANY: <br/>
| COMPANY: | Cloncheer | COMPANY: | Cloncheer | Company: | Cloncheer | Clon

REVISION RECORD
ECO NO:












REVISION RECORD


LTR ECO NO: APPROVED: DATE:








		COMPANY: <loncheer> TITLE: <t8850&w8850></t8850&w8850></loncheer>				
DRAWN: <drawn by=""></drawn>	DATED: < Drawn Date>					
CHECKED: <checked by=""></checked>	DATED: <checked date=""></checked>	CODE:	SIZE:	DRAWING NO:	REV:	
QUALITY CONTROL: <qc by=""></qc>	DATED: <qc date=""></qc>	<code></code>	A0 ·	Drawing Number> <	1.0	
released: <released by=""></released>	DATED: <release date=""></release>	scale: <scale></scale>		SHEET: <b>b0</b> 12		





300W


| DRIVR IC | SEN\_DVDD | SEN\_DOVDD | SEN\_AVDD |
| 1.2V | 2.8V/1.8V | 2.8V


500W	1.2/1.3/1.5/1.8		1	.2/1.3/1.5/1.8	1.8/2.5/2.8/3.0	
DRIVR IC		SEN_DVDD		SEN_DOVDD	SEN_AVDD	
AR0543		NC		1.8V	2.8V	
		200mA		200mA	100mA	
















		<pre>COMPANY: </pre> <pre> </pre> <pre> TITLE: </pre> <pre> </pre> <pre> <pre> </pre> <pre> </pre> <pre> </pre> <pre> </pre> <pre> <pre> </pre> <pre> </pre> <pre> <pre> </pre> <pre> </pre> <pre> <pre> <pre> </pre> <pre> <pre> <pre> </pre> <pre> <pre> <pre> <pre> <pre> <pre> <pre> </pre> <pre> <pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>				
DRAWN: <drawn by=""></drawn>	DATED: <drawn date=""></drawn>					
CHECKED: <checked by=""></checked>	DATED: <checked date=""></checked>	CODE:	SIZE:	DRAWING NO:		
QUALITY CONTROL: <qc by=""></qc>	DATED: <qc date=""></qc>	<code></code>	A0 -	Chawing Number> <1		
RELEASED: < Released By>	DATED: <release date=""></release>	scale: <scale></scale>		SHEET: <b>b2</b> 12		