# Register Allocation

TEACHING ASSISTANT: DAVID TRABISH

#### MIPS Architecture

- MIPS has 32 registers:
  - t0, ..., t9
  - a0, a1, a3, a4
  - v0, v1
  - sp, fp
  - ra
  - •
- We will work with MIPS32
  - 32-bit registers


#### Control Flow Graph

• TODO

#### Control Flow Graph

```
a = x * (y - z)
if (a) {
  a = a + 1;
}
b = a
```

```
t2 = y
t4 = sub t2, t3
t5 = mult, t1, t4
t6 = a
bne t6, 1, end
t7 = a
t8 = 1
t9 = add t7, t8
a = t9
end:
t10 = a
b = t10
```




t1 = xt2 = yt3 = zt4 = sub tt5 = mult,a = t5t6 = abne t6, 1, t7 = at8 = 1t9 = add ta = t9end: t10 = a


# Liveness Analysis


• TODO


# Liveness Analysis


• First pass
















































# Liveness Analysis


Second pass












































### **Graph Coloring**

• TODO