



Design


8086




LATCHES AND BUFFERS




MEMORY INTERFACING







DECODING LOGIC FOR CHIP SELECT




A[0...15]




8255A




8255B




INTERRUPT CONTROLLER AND INTERVAL TIMER




8284 CLOCK GENERATOR AND INPUTS TO 8086




8086 Inputs









System Bus of 8086(Data + Control)

GENERATING RD' AND WR' FOR I/O DEVICES




M/IO'	RD'	WR'	Bus cycle
1	0	1	MEMR'
1	1	0	MEMW'
0	0	1	IOR'
0	1	0	IOW'













DECODING LOGIC FOR CHIPSELECT




I/O Decoder



Memory Interfacing RAM




Memory Interfacing ROM





Memory Decoder for RAM and ROM

8255A Interface to the processor





8255B Interface to the processor







KEY PRESSED DISPLAYED ON 7SEG LED






8254 Interface to the processor







8259