**Practical-9**


**Aim:** [**4Bit CPU-Simulation-Logisim**](https://github.com/zOrOjUrO/4BitCPU-Simulation-Logisim#4bit-cpu-simulation-logisim)

**Simulation of a 4-bit CPU with Logisim**


4-bit CPU by interfacing registers, an ALU and a memory chip incorporating the following features:

1. Implement minimum five instructions namely MOV, ADD, SUB, LOAD, STORE, AND, NOT, OR, RETURN, CALL etc.
2. Two General Purpose Registers (R1 and R2) excluding Special Purpose Registers like PC, PSW.
3. 8 bit address and 4 bit data path
4. Adopted appropriate memory chip to be addressed by 8 bit address decoder
5. Result displayed on 7‐segment displays
6. An ALU to execute above said instructions


[**Final Design:**](https://github.com/zOrOjUrO/4BitCPU-Simulation-Logisim#final-design)

[](https://user-images.githubusercontent.com/68921071/188660274-55937c20-6827-4a5b-9bb6-33a01d09e68f.png)


**1. 00-Addition :- 11-operation**



**2. 01-Substraction :- 11-operation**



**3. 10-OR :- 11-operation**



**4. 11-Multiply :- 11-operation**

