

# Systolic Array

for Applying Matrix Multiplication

**Submitted to:** 

Eng. Ahmed Abdelsalam

**Date of Submission:** 

July 27th, 2025

Report by: Ammar Ahmed Wahidi

# Contents

Introduction	2
Overview of Systolic Concept	3
Semi-Systolic Serial Parallel Multiplier	3
Systolic Retiming as a Design Tool	4
A First Attempt at Retiming	5
Deriving a Fully Systolic Multiplier	6
Architecture	8
Top-Level Architecture Overview	8
Design Inputs & Output Signals	8
Local Parameters	8
Block Diagram	9
Data Flow	10
Processing Element (PE) Grid	19
Controller FSM & Timing	22
Latency and Total Operation Time Calculation	22
Controller Timing and Lookup Table Logic	23
Simulation & Results	27
Matrix Multiplication Validation via MATLAB Simulation	27
Case 1:	28
Case 2:	28
Waveform	29
Transcript	30
References	32

## Introduction

The term *systolic* originates from biology, describing the rhythmic contraction of the heart. In computing, it refers to the regular and synchronized movement of data through a network of processing elements. This concept is the foundation of systolic array architectures, where data flows steadily across processing units in a fixed pattern, enabling continuous computation.

A **systolic array** is a parallel computing architecture composed of a network of processing elements (PEs) arranged in a regular grid. Each PE performs simple operations such as multiplication and accumulation while passing data rhythmically to neighbouring elements in a synchronized manner, much like the heartbeat — hence the term "systolic."

In the context of digital signal processing and matrix-based computations, systolic arrays are highly efficient for implementing **matrix multiplication**, **convolution operations**, and other **linear algebra tasks** due to their pipelined, dataflow-driven structure. They are especially well-suited for hardware acceleration in AI and ML workloads, such as neural network inference, where large volumes of matrix operations are performed repetitively.


By enabling continuous data movement through the array and local computation in each PE, systolic arrays reduce the need for frequent memory accesses and allow for high throughput with deterministic latency. This makes them a core component in modern **AI accelerators**, **DSP processors**, and **custom ASICs** designed for compute-intensive tasks.

This lab aims to implement a parameterized systolic array for matrix multiplication using SystemVerilog, demonstrating our ability to design hardware-efficient, parallel dataflow architectures and verify their functionality through simulation.

# **Overview of Systolic Concept**

Systolic arrays are specialized parallel computing architectures designed to perform efficient, pipelined computations, particularly for matrix operations. The term "systolic" draws from the biological analogy of the heart's rhythmic contractions, reflecting the synchronized, rhythmic flow of data through a grid of processing elements (PEs). This section introduces the concept of systolic and semi-systolic architectures, focusing on their application in 1d vector multiplication and the role of retiming in optimizing circuit performance.

## Semi-Systolic Serial Parallel Multiplier



Semi-systolic circuit 4x4 Multiplier in 8 clock cycles.

A semi-systolic multiplier is a precursor to a fully systolic design, combining serial and parallel data processing. For example, a 4x4 semi-systolic multiplier completes multiplication in 8 clock cycles. In this architecture, one operand is input bit-serially (one bit per clock cycle, starting with the least significant bit), while the other is provided in parallel, typically stored in registers or memory. The core operation resembles a carry-save adder, where partial products are computed and accumulated.


For instance, consider a serial input  $X_0$  stored in a flip-flop and multiplied by a parallel operand A using AND gates. The outputs of these gates represent the partial product  $A*X_0$ However, scaling this design to larger bit-widths, such as 64 bits, introduces challenges like high fanout and long wire delays. In a semi-

systolic design, signals from A and  $X_0$  may drive numerous AND gates, causing significant load and latency issues. These limitations in VLSI designs necessitate the adoption of fully systolic architectures to mitigate fanout and wire-length problems.

## Systolic Retiming as a Design Tool


Retiming is a critical technique for transforming a semi-systolic circuit into a fully systolic one, optimizing performance without altering functionality. Retiming involves strategically inserting or removing delays (via flip-flops) to adjust signal propagation while preserving the circuit's external behavior. For example, inputs to a circuit segment can be delayed by d units, and outputs advanced by the same d units, ensuring that the relative timing of signals remains unchanged.

Example of retiming by delaying the inputs to  $\mathcal{C}_L$  and advancing the outputs from  $\mathcal{C}_R$  by d units.



Consider a circuit with signals e and f, representing delays of 2 and 3 flip-flops, respectively, for data moving left-to-right, and signals g and f for the opposite direction. By adding d flip-flops to left-to-right paths (increasing delay to e+d) and subtracting d from right-to-left paths (reducing delay to g-d, assuming g>d), the circuit's external behavior remains consistent, as the total delay (e+d+g-d=e+g) is unchanged. This approach eliminates long wire paths and high fanout, enhancing scalability.

## **Another Explanation of systolic retiming**




In Zero delay path, if I put latches (units delay paths), then I won't have long wire and I won't have fanout problem, so I basically in systolic circuit I try avoiding zero delay path.

Transferring delays from the outputs of a subsystem to its inputs does not change the behavior of the overall system.

A key objective in systolic design is to avoid zero-delay paths, which occur when signals propagate through combinational logic without intervening registers. Such paths lead to long wire delays and fanout issues. By inserting latches to create unit-delay paths, systolic circuits ensure that data moves rhythmically through the PEs, improving timing reliability and reducing signal integrity problems.


## A First Attempt at Retiming



An initial retiming effort for a semi-systolic multiplier addresses fanout and wire-length issues by introducing delays. However, challenges such as zero-delay paths in the sum computation may persist, requiring high clock frequencies to meet timing constraints. A solution involves doubling the delay in the carry path and introducing new bits over additional clock cycles to shorten the critical path in the sum computation, paving the way for a fully systolic design.

# **Deriving a Fully Systolic Multiplier**


Carry



(serial out)

Systolic circuit for  $4\times4$  multiplication in 15 cycles.

A fully systolic 4x4 multiplier, achieved through iterative retiming, completes 1d Vector multiplication in 15 clock cycles. By carefully pipelining data through a grid of PEs, each performing multiply-accumulate operations, the design ensures synchronized data flow,



eliminates zero-delay paths, and optimizes throughput. This architecture is ideal for high-performance applications like AI accelerators, where matrix multiplication is a core operation.

# **Architecture**

# **Top-Level Architecture Overview**

# **Design Inputs & Output Signals**

Parameter Name	Туре	Default Value	Description
DATAWIDTH	Integer	16	Datawidth of elements in the input matrices
N_SIZE	Integer	5	Size of the resulting matrix; also the number of PEs in each row and column (square matrix assumed)

Port Name	Direction	Width	Description
clk	Input	1-bit	Positive-edge clock signal
rst_n	Input	1-bit	Active-low reset signal
valid_in	Input	1-bit	Set to 1 when valid data is present on `matrix_a_in` and `matrix_b_in`
matrix_a_in	Input	N_SIZE × DATAWIDTH	Column-wise input of matrix A elements into the systolic array rows
matrix_b_in	Input	N_SIZE × DATAWIDTH	Row-wise input of matrix B elements into the systolic array columns
valid_out	Output	1-bit	Set to 1 when a valid row of output matrix is available on `matrix_c_out`
matrix_c_out	Output	N_SIZE × 2 × DATAWIDTH	Array of outputs representing one row of the resulting matrix C


## **Local Parameters**

N\_SEL: Number of bits needed to select among N\_SIZE options (used for mux/select logic)

NUM\_OF\_REGS: Total number of intermediate registers required for data shifting in triangular reg logic (based on the sum of arithmetic series 1 + 2 + ... + (N\_SIZE - 1))

## **Block Diagram**

The top-level architecture of the systolic array design integrates multiple submodules to perform efficient parallel matrix multiplication. The "systolic\_array" module acts as the main controller, interfacing with input matrices, coordinating data movement across a grid of processing elements (PEs), and producing the output matrix. Key subcomponents include the PE array, a control unit (Controller), and a multiplexer (mux\_out) for selecting the appropriate result. The design is fully parameterized to support scalable matrix sizes and data widths.



### **Data Flow**


## **Storing Inputs Before Systolic Processing**

```
[DATAWIDTH1:0]
                                    a_in_reg
                                                         [N_SIZE]
reg
                                                         [N_SIZE]
reg
        [DATAWIDTH1:0]
                                    b_in_reg
// ============
  'Register input matrices row-wise and column-wise
generate;
    for (i = 0 ; i < N_SIZE ; i = i + 1)
    begin
        always @(posedge clk or negedge rst_n)
        begin
            if (~rst_n)
            begin
                a_in_reg[i]
                                <= 0
                b_in_reg[i]
            end
            else if (valid_in)
            begin
                a_in_reg[i]
                               <= matrix_a_in[i]</pre>
                b_in_reg[i]
                                <= matrix b in[i]</pre>
            end
            else
            begin
                a_in_reg[i]
                                 <= 0
                b_in_reg[i]
                                 <= 0
            end
        end
    end
endgenerate
```

This block generation captures and stores the input matrices A and B into internal registers (**a\_in\_reg** and **b\_in\_reg**) of 8 bits and arrays at each clock cycle when **valid\_in** is asserted. Matrix A is stored row-wise, while matrix B is stored column-wise, ensuring proper synchronization and alignment before feeding data into the systolic array. Reset logic is included to initialize the registers during startup or when needed.

## **How Matrix Flows into the Systolic Array**

```
Pipeline for matrix_b data into reg1_down
generate;
for (i_in=1;i_in<=N_SIZE-1;i_in=i_in+1)</pre>
begin
    always @(posedge clk or negedge rst_n)
    begin
        if (~rst_n)
        begin
            regb
                    [(((i_in-1)*i_in)/2)+1] <= 0
        end
        else
        begin
                   [(((i_in-1)*i_in)/2)+1] <= b_in_reg [i_in][DATAWIDTH-1:0]
            regb
        end
    end
    if(i_in>1)
    begin
        for(i_depth=(((i_in-1)*i_in)/2)+2;i_depth<((((i_in-
1)*i_in)/2)+1)+i_in;i_depth=i_depth+1)
        begin
            always @(posedge clk or negedge rst_n)
            begin
                if (~rst_n)
                begin
                            [i_depth] <= 0
                    regb
                end
                else
                begin
                    regb
                           [i_depth] <= regb [i_depth-1]</pre>
                end
            end
        end
    end
    assign reg1_down [1] = regb [1]
    if(i_in>1)
    begin
        assign reg1_down [i_in] = regb
                                            [(((i_in-1)*i_in)/2)+1+i_in-1];
    end
end
endgenerate
```



The pipeline logic for handling matrix\_b\_in values is implemented using a triangular register structure, as depicted in the adjacent figure. This structure ensures that elements from the input array b\_in\_reg are properly aligned and propagated through the array of processing elements (PEs).

Before we start The algorithm just we have to compute number of registers in terms of N\_SIZE:

- N\_SIZE = 2 → NUM\_OF\_REGS = 1
- N\_SIZE = 3 → NUM\_OF\_REGS = 3
- N\_SIZE = 4 → NUM\_OF\_REGS = 6
- N\_SIZE = 5 → NUM\_OF\_REGS = 10

The equation we get is

$$NUM\_OF\_REGS = \frac{(N\_SIZE - 1) \times N\_SIZE}{2}$$

The algorithm can be conceptually divided into three main parts: (1) **Initial** placement, (2) **Vertical pipelining**, and (3) **Final assignment to reg1\_down**.

1. In the **first stage**, each element b\_in\_reg[i] is assigned to a specific starting register in the regb array based on the formula (((i-1)\*i)/2)+1.

This creates staggered entry points for the data, forming the base of each vertical pipeline column. For example:

- b\_in\_reg[1] → regb[1]
- b\_in\_reg[2] → regb[2]
- b\_in\_reg[3] → regb[4]
- b\_in\_reg[4] → regb[7]
- b\_in\_reg[5] → regb[11]

So b\_in\_reg[i] = regb[
$$\frac{(i-1)\times i}{2} + 1$$
]

These assignments correspond to the first row of each "ladder" seen in the figure and ensure that each input feeds into its respective pipeline.

- 2. In the **second stage**, a sequence of registers is vertically stacked above one another for each input. At every positive clock edge, each register shifts its current value down to the next register in the same column. This step is governed by another generate loop and relies on simple indexing progression, where each regb[i] gets its value from regb[i-1]. This operation allows values to flow downward from top to bottom over successive clock cycles, preserving synchronization across the systolic structure.
- 3. Finally, in the **third stage**, the last value in each vertical register stream is mapped to an index in the reg1\_down array. This is done using the same offset formula from the initial placement but with an added offset to reach the correct end-point:
  - For i = 1, reg1\_down[1] = regb[1]
  - For i > 1, reg1\_down[i] = regb[ $\frac{(i-1)\times i}{2} + i$ ]

This step extracts the bottom-most register value from each pipeline and feeds it to the correct column input of the systolic array. The result is a neatly pipelined flow of matrix B elements, synchronized and distributed in a triangular register pattern, optimizing the data feed into the PE array.

A similar pipelining approach is applied to the matrix\_a\_in elements and stored in reg1\_right, forming the row-wise input flow of matrix A.

## **Instantiation of Processing Elements (PEs)**

```
/ Instantiate N_SIZE x N_SIZE Processing Elements (PEs)
// Each PE receives:
// - one input from the left (a = right[k][j])
// - one input from the top (b = down[k][j])
// - passes its 'a' value to the right neighbor (a right)
// - passes its 'b' value to the bottom neighbor (b_down)
 / - outputs partial result c out to be collected later
 / 'count' is broadcast to all PEs for timing control
// ============
generate;
   // Feed first row and column of systolic array
   for (l=0;l<N_SIZE;l=1+1)
   begin
       assign down
                       [0][1] = reg1 down [1]
       assign right
                       [1][0] = reg1_right [1]
   end
   for (k=0;k<N SIZE;k=k+1)
   begin
       for (j=0;j<N_SIZE;j=j+1)
       begin
           PE #(DATAWIDTH, N_SIZE) PE (
           .clk(clk)
           .rst_n(rst_n)
           .count(count)
           .a(right[k][j])
           .b(down [k][j])
           .a_right(right[k][j+1])
           .b_down(down [k+1][j])
           .c_out(c[(j+k*N_SIZE)+1])
           );
       end
   end
endgenerate
```

This Code section instantiates the N\_SIZE × N\_SIZE systolic array of Processing Elements (PEs), which form the core computational structure for matrix multiplication. Each PE performs a Multiply-Accumulate (MAC) operation using two inputs: one received from the left neighbor (denoted as a) and one from the top (denoted as b). These inputs are passed through internal

registers and then forwarded to adjacent PEs — with a propagating to the right (a\_right) and b to the bottom (b\_down). The partial product output c\_out from each PE is indexed and stored in an output array to be collected and packed later. The outermost row and column of the array are initialized using the previously prepared reg1\_right and reg1\_down registers. The count signal is also globally distributed to all PEs to synchronize their timing and enable pipelined data flow across the array. This structured and fully pipelined architecture ensures continuous throughput of matrix data, ideal for high-performance applications.

## **Controller Instantiation in Top-Level Module**

```
// Instantiate Controller
Controller #(DATAWIDTH,N_SIZE) CU (
.clk(clk) ,
.rst_n(rst_n) ,
.valid_in(valid_in) ,
.valid_out(valid_out) ,
.sel(sel) ,
.count_out(count)
);
```

In the systolic\_array top module, the Controller module is instantiated to manage the global control signals that orchestrate the operation of the systolic array. This includes generating the count signal, which serves as a timing reference for all Processing Elements (PEs), and producing a selection signal sel used by the output multiplexer. The Controller also asserts the valid\_out signal to indicate when the output results are ready. It monitors the valid\_in signal to determine when to begin counting and transitions through internal states accordingly. The parameters DATAWIDTH and N\_SIZE are passed to ensure consistent configuration with the rest of the array, aligning the control logic with the datapath components.

## **Packing the Output Results**

This block is responsible for organizing and **packing the computed results** from all Processing Elements (PEs) into a structured format suitable for output. The generate block iterates through each row (t) and column (m) of the resulting matrix, pulling the partial products stored in the array c and correctly aligning them into the matrix\_c\_out\_array.


Each output value from the systolic array (c[c\_idx]) is **2\*DATAWIDTH bits** and must be placed at a specific position inside the corresponding output row bus. The position is calculated using:

- out\_idx = (N\_SIZE 1 m) \* 2 \* DATAWIDTH: which determines the bit offset where the current value should be inserted.
- c\_idx = t \* N\_SIZE + m + 1: computes the correct index into the c array (note that c is 1-indexed).

This careful packing ensures that the matrix product is flattened correctly row by row into a contiguous bus that can be used for downstream processing or output.

## **Visual Illustration of Output Packing Logic**

Assume  $N_SIZE = 3$ , DATAWIDTH = 16 Bit Index (MSB  $\rightarrow$  LSB):



Packing Order: out\_idx = (N\_SIZE - 1 - m) \* 2 \* DATAWIDTH;

 $c_idx = t * N_SIZE + m + 1;$ 

matrix\_c\_out\_array[t][out\_idx +: 2\*DATAWIDTH] = c[c\_idx];

## Generic Multiplexer (mux\_out) Module Description

```
module mux out #(
   parameter DATAWIDTH = 160,
                                       // Width of default each input (e.g.
   parameter N_SIZE = 5
                                    // Number of default rows in matrix C
              [DATAWIDTH-1:0] in [N_SIZE] , // Array of N inputs, each WIDTH
   input
bits
              [$clog2(N_SIZE)-1:0] sel , // Selector
   input
   output reg [DATAWIDTH-1:0] out
                                            // Output
);
   // Combinational multiplexer logic
   always_comb begin
       out = '0;
       if (sel < N_SIZE)</pre>
           out = in[sel];
   end
endmodule
```


The mux\_out module is a generic, parameterized multiplexer designed to select one row from multiple parallel outputs, specifically used for retrieving a selected row from the result matrix in a systolic array. It takes an array of N\_SIZE inputs, where each input is double DATAWIDTH bits wide, and routes one of them to the output based on a selection signal sel. This is implemented using a combinational always block, ensuring zero clock-cycle latency. The selection index is bounded by a \$clog2(N\_SIZE)-wide input to support any configurable matrix size. A default output value of zero ensures stability when sel is outside the valid range, preventing undefined behavior.

## Instantiation of mux\_out in Top-Level Module

```
// Output MUX for result row selection
mux_out #(2*DATAWIDTH*N_SIZE,N_SIZE) MUX (
.in(matrix_c_out_array) ,
.sel(sel) ,
.out(o_mux)
);
```

Within the systolic\_array top-level module, the mux\_out component is instantiated to serve as the final selection mechanism for the output matrix row. Specifically, the multiplexer receives matrix\_c\_out\_array, a structured array containing all the rows of the computed matrix C, and outputs a single row based on the control signal sel, generated by the Controller module. The parameters 2\*DATAWIDTH\*N\_SIZE and N\_SIZE are passed to accommodate the full width of each row and the number of rows, respectively. The result is made available on the signal o\_mux, which represents the selected row of the multiplication result. This design choice enhances modularity and scalability, making the output stage adaptable to varying matrix sizes.then reunite them by this module to get matrix\_out:

# **Processing Element (PE) Grid**



Port Name	Direction	Width	Description		
clk	Input	1-bit	Positive-edge clock signal		
rst_n	Input	1-bit	Active-low reset signal		
count	Input	[log <sub>2</sub> (3×N_SIZE- 2+1)]	Global control tick used to reset the accumulator at the end of computation		
a	Input DATAWIDTH		<b>a</b> Input DATAWIDTH Input data from the le		Input data from the left (element of matrix A)
b	Input	DATAWIDTH	Input data from the top (element of matrix B)		
a_right	Output	Output DATAWIDTH Propagated value of a to the right			

b_down	Output	DATAWIDTH	Propagated value of b to the bottom PE
C_out	Output	2 ×DATAWIDTH	Current accumulated result output (partial product)

```
module PE #(parameter DATAWIDTH = 16 , N_SIZE = 5)
(clk,rst_n,count,a,b,a_right,b_down,c_out);
localparam N TICKS
                           = 3 * N SIZE - 2
                                                               ; // Total
localparam COUNTER_SIZE
                          = $clog2(N_TICKS+1)
                                                                   // Counter
width
                               clk
input
input
                               rst n
input
            [COUNTER_SIZE-1:0] count
            [DATAWIDTH-1:0]
                                              // Input A from left
input
           [DATAWIDTH-1:0]
                                              // Input B from top
input
            [DATAWIDTH-1:0]
                                               // Output A to right neighbor
output
                               a_right
            [DATAWIDTH-1:0]
                                               // Output B to bottom
output
                               b down
neighbor
output
            [2*DATAWIDTH-1:0]
                                              // Output result
                               c_out
            [2*DATAWIDTH-1:0]
                               a_mul_b
wire
wire
            [2*DATAWIDTH-1:0]
                               add_out
reg
            [DATAWIDTH-1:0]
                               a_reg
                                               // Register to hold 'a' for
propagation
            [DATAWIDTH-1:0]
                               b_reg
reg
propagation
            [2*DATAWIDTH-1:0]
                                               // Accumulator
reg
                               acc
assign
            a_mul_b
                                       b
                                                       // Multiply a and b
            add out
                                                   ; // Add product to
assign
                           a_mul_b +
                                       acc
accumulator
// Accumulator Register
// Reset at N_TICKS to clear old computation
always @(posedge clk or negedge rst_n)
begin
    if (~rst_n)
        acc
              <= 0
    else if (count == N_TICKS)
        acc
                <= 0
    else
               <= add_out
```


```
end
 Register Inputs for Pipelining
// a and b are stored to propagate to neighbors
always @(posedge clk or negedge rst n)
begin
   if (~rst_n)
   begin
                <= 0
       a_reg
                <= 0
       b_reg
   end
   else
   begin
       a_reg
                <= a
       b_reg
                <= b
   end
end
// =============
// Propagate values and return accumulated result
assign
           a_right
                         a_reg
assign
           b down
                         b reg
assign
           c_out
                         add out
endmodule
```

Each Processing Element (PE) in the systolic array performs the fundamental multiply-accumulate (MAC) operation. As shown in the figure, it takes one input A from the left and one input B from the top. These inputs are first registered to allow pipelined dataflow and then multiplied. The multiplication result is added to an internal accumulator which stores the partial sum. A control signal count determines when the accumulator should reset (specifically when count == N\_TICKS, indicating the end of the current matrix operation). The result of the addition is fed back into the accumulator on the next clock cycle. Simultaneously, the registered values of A and B are passed to the right and bottom neighboring PEs respectively, enabling data propagation across the array. This design supports full pipelining and contributes to a regular and scalable architecture ideal for matrix multiplication.

# **Controller FSM & Timing**

Port Name	Direction	Width	Description
clk	Input	1-bit	Positive-edge clock signal
rst_n	Input	1-bit	Active-low reset signal
valid_in	Input	[log <sub>2</sub> (3×N_SIZE- 2+1)]	Indicates when input data is valid to start FSM and counting
valid_out	Input	DATAWIDTH	Indicates when the output result row is valid and ready to be sampled
sel	Input DATAWIDTH		Select signal for the output multiplexer (mux_out) to choose result row
count_out	Output	DATAWIDTH	Global counter used to synchronize all Processing Elements and control timing

# **Latency and Total Operation Time Calculation**



To determine the total number of ticks required to process a full matrix multiplication of size N × N, we use the equation observing from waveform:

$$N\_TICKS = 3 \times N\_SIZE - 2$$

This formula accounts for the pipeline fill, steady processing, and pipeline drain phases. By Waveform :

- For N=3: N\_TICKS =7
- For N=4: N\_TICKS=10
- For N=5: N TICKS=13

**Latency** of one operation is  $3 \times N\_SIZE - 2$ 

## **Controller Timing and Lookup Table Logic**

## **Counter Size and LUT Depth**

To handle all ticks from 0 to N\_TICKS, the controller uses a counter with the following bit-width:

Accordingly, the size of the lookup tables used to store the sel and valid\_out values is:

$$\mathsf{LUT\_SIZE=}2^{counter\_size}$$

These tables act like ROM, hardcoded at compile-time using a generate loop.

## **Sample Output Timing**

The output values (e.g., C11,C12,...) are ready at specific clock ticks. For an N×N matrix:

- The first output element C11 becomes valid starting from tick = N\_SIZE
- The last output row becomes valid at tick = N\_TICKS
- The first output raw (C1,C2,C3) for N\_SIZE = 3 will be ready in Half way
  of sampling element so in halfway it sample first row, halfway+1
  samples second row and so on.

START\_COUT\_TICK = N\_SIZE, END\_TICK = N\_TICKS

```
HALF\_COUT\_TICK = \frac{START\_COUT\_TICK + END\_TICK}{2}
```

Thus, the **sampling window** spans from:

```
HALF_COUT_TICK to END_TICK
```

This value indicates the tick at which output sampling begins, and from there sel is incremented by one at each tick to select each result row in turn.

## **LUT Generation Logic**

The controller defines two lookup tables:

- sel\_lut[i]: Indicates the output row to be selected by the output multiplexer (mux\_out) at tick i
- valid\_lut[i]: A binary flag (1 or 0) indicating whether a valid output is available at tick i

```
logic [$clog2(N_SIZE)-1:0] sel_lut
                                          [LUT_SIZE]
                               valid lut
logic
                                          [LUT_SIZE] ;
genvar i;
generate
    for (i = 0; i < LUT_SIZE; i = i + 1) begin : gen_sel_valid_table</pre>
        if (i >= HALF COUT TICK && i <= END TICK)</pre>
        begin
            assign sel_lut[i] = i - HALF_COUT_TICK
            assign valid lut[i] = 1'b1
        end else
        begin
            assign sel_lut[i] = '0
            assign valid_lut[i] = 1'b0
        end
    end
endgenerate
// ----- Output Assignment -----
always comb
begin
    sel = sel_lut[count]
    valid_out = valid_lut[count]
```

- At each tick from HALF\_COUT\_TICK to END\_TICK, sel\_lut selects rows 0
  to N\_SIZE-1N\\_SIZE-1N\_SIZE-1
- Outside this window, output is not valid

This timing ensures the systolic array performs **fully pipelined**, **synchronized matrix multiplication**, with each output row being selected and sampled in order at the right moment.

## **FSM and Counter Logic**

This section of the Controller module implements the **finite state machine (FSM)** and a global **counter** to manage the timing and synchronization of operations across the systolic array.

## Internal Signals:

- count: A register that tracks the current clock cycle (tick) of the computation.
- state: The current FSM state (IDLE or ACTIVE).
- next\_state: Stores the next state based on current conditions and transitions.

## State Transition Logic:

The FSM has two states:

- IDLE: The default state where the system waits for a valid input signal to begin computation.
- ACTIVE: The state in which the computation is ongoing and the counter is incrementing.

The state transition behavior is defined as follows:

```
IDLE → ACTIVE if (valid_in == 1)

ACTIVE → IDLE if (count == END_TICK)
```

This ensures that the controller starts only when valid\_in is asserted, and stops exactly after N\_TICKS clock cycles.

#### **Counter Behavior**

The count register tracks how many clock cycles have passed during an ACTIVE operation window. It is:

- · Reset to 0 when:
  - o rst\_n is deasserted (asynchronous reset), or
  - o A new operation starts (valid\_in asserted in IDLE state), or
  - Operation finishes (after reaching END\_TICK)
- Incremented only during the ACTIVE state.

This counter is exposed to the top-level module via count\_out, and is used internally to index the LUTs and control the overall timing of data propagation in the array.

## Simulation & Results

## Matrix Multiplication Validation via MATLAB Simulation

To validate the correctness of matrix multiplication logic and to compare with the hardware (SystemVerilog) implementation, I first simulated matrix multiplication using MATLAB.

A simple MATLAB script was written to accept two square matrices from the user and compute their product using the built-in matrix multiplication operator. The inputs and resulting outputs were printed clearly for verification.

```
% Prompt for matrix size
n = input('Enter the size of the square matrices (n): ');
% Initialize matrices
A = zeros(n, n);
B = zeros(n, n);
% Input matrix A
disp('Enter elements for matrix A:');
for i = 1:n
    for j = 1:n
        A(i, j) = input(sprintf('A(%d, %d): ', i, j));
end
% Input matrix B
disp('Enter elements for matrix B:');
for i = 1:n
    for j = 1:n
        B(i, j) = input(sprintf('B(%d, %d): ', i, j));
    end
end
% Matrix multiplication
C = A * B;
% Display result
disp('Matrix A * Matrix B =');
disp(C);
```

# Case 1:

Δ	=
---	---

[ 4 34 0 23	Matrix A * Matrix	x B =		
6 4 32 65	2630	315	30989	373
6 4 3 5	2444	235	6343	2443
6 7 8 4]	404	55	6163	639
B = [ 3 2 454 76	532	73	8728	916
54 7 856 0				
0 0 0 56				
34 3 3 3]				


# Case 2:

**A** =

[ -3 -32 -4 332				
32 4 54 65				
43 4 3 3	Matrix A * Matr	ix B =		
-3 -3 43 32]	20924	24772	1932	873
B =	9385	8120	2703	1402
[ 32  4  56  9	1831	596	2477	648
8 7 6 54	5228	4807	382	368
76 56 8 7				
65 76 7 8]				

## Waveform

Name	Value	50	ns	100 ns	150 ns	200	ns	250 ns	300 ns	350 ns	400	0 ns   4	50 ns	500 ns
<mark>∛</mark> clk	1													
¼ rst_n	1													
<sup>1</sup> √ valid_in	1													
∨ <b>₩</b> matrix_a_in[3:0][15:0]	6,6,6,4	0,0,0,0	6,6,6,4	7,4,4,34	8,3,32,0	X			4,5,	55,23				
> 👫 [3][15:0]	6	0	6	7	8	Χ				1				
> 😻 [2][15:0]	6	0	6	4	3	X				5				
> 💖 [1][15:0]	6	0	6	4	32	Χ			6	5				
> 💖 [0][15:0]	4	0	4	34	0	X			2	3				
∨ <b>₩</b> matrix_b_in[3:0][15:0]	76,454,2,3	0,0,0,0	76,454,2,3	0,856,7,54	56,0,0,0	X			3,3,	3,34				
> 😽 [3][15:0]	76	0	76	0	56	X				3				
> 😻 [2][15:0]	454	0	454	856	0	χ				3				
> 😽 [1][15:0]	2	0	2	7	0	χ				3				
> 😽 [0][15:0]	3	0	3	54	0	X			3	4				
Valid_out	0													
∨ <b>₩</b> matrix_c_out[3:0][31:0]	12,0,0,0	0,0,0,0	12,0,0,0	1848,8,0,0	1848,246,10	2630,246,3	2630,315	,30 2630,315,30	2630,315,309	39,373	2444,235	,60 404,55,6160	532,73,8720	0,0,0,
> 🕊 [3][31:0]	12	0	12	18	48	χ		2630			2444	404	532	0
> 🕊 [2][31:0]	0	0		8	2.	46	χ	3	15		235	55	73	0
> 🕊 [1][31:0]	0		0		1816	χ :	30920		30989		6343	6163	8728	0
> 🕊 [0][31:0]	0		0			X	304		373		2443	639	916	0
> 😽 i[31:0]	0				0				΄ χ	X	2	3	4	5
> W DATAWIDTH[31:0]	16							16						
> N_SIZE[31:0]	4							4						



# Transcript

	Q   🛣   💠         📵
# run 1000ns	Row 4 of Matrix B:
Column 1 of Matrix A:	b41 = 34
all = 4	b42 = 3
a21 = 6	b43 = 3
a31 = 6	b44 = 3 row 1 of Matrix C:
a41 = 6	cl1 = 2630
Row 1 of Matrix B:	c12 = 315
bl1 = 3	c13 = 30989
b12 = 2	c14 = 373
b13 = 454	row 2 of Matrix C:
b14 = 76	c21 = 2444
Column 2 of Matrix A:	c22 = 235
	c23 = 6343
a12 = 34	c24 = 2443
a22 = 4	row 3 of Matrix C:
a32 = 4	c31 = 404
a42 = 7	c32 = 55
Row 2 of Matrix B:	c33 = 6163
b21 = 54	c34 = 639
b22 = 7	row 4 of Matrix C:
b23 = 856	c41 = 532
b24 = 0	c42 = 73
Column 3 of Matrix A:	c43 = 8728
a13 = 0	c44 = 916
a23 = 32	Column 1 of Matrix A:
a33 = 3	all = -3
a43 = 8	a21 = 32
Row 3 of Matrix B:	a31 = 43
b31 = 0	a41 = -3
b32 = 0	Row 1 of Matrix B:
b33 = 0	b11 = 32
b34 = 56	b12 = 4
Column 4 of Matrix A:	b13 = 56 b14 = 9
a14 = 23	Column 2 of Matrix A:
a24 = 65	al2 = -32
a24 = 65 a34 = 5	a22 = 4
	a32 = 4
a44 = 4	a42 = -3

#### Tcl Console

```
Q <del>X</del> | ♦ | | | □ | III | □
   Row 2 of Matrix B:
  b21 = 8
  b22 = 7
  b23 = 6
  b24 = 54
  Column 3 of Matrix A:
  a13 = -4
  a23 = 54
   a33 = 3
   a43 = 43
  Row 3 of Matrix B:
  b31 = 76
  b32 = 56
  b33 = 8
  b34 = 7
  Column 4 of Matrix A:
   a14 = 332
   a24 = 65
   a34 = 3
   a44 = 32
   Row 4 of Matrix B:
  b41 = 65
  b42 = 76
  b43 = 7
  b44 = 8
  row 1 of Matrix C:
  c11 = 20924
   c12 = 24772
   c13 = 1932
  c14 = 873
  row 2 of Matrix C:
  c21 = 9385
   c22 = 8120
  c23 = 2703
   c24 = 1402
  row 3 of Matrix C:
   c31 = 1831
  c32 = 596
  c33 = 2477
  c34 = 648
row 4 of Matrix C:
 c41 = 5228
 c42 = 4807
 c43 = 382
 c44 = 368
```

INFO: [USF-XSim-96] XSim completed. Design snapshot 'systolic\_array\_tb\_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

# References

- 1. STMicroelectronics: LAB 0 Systolic Array for Applying Matrix Multiplication Specs, Ahmed Abdelsalam
- 2. COMPUTER ARITHMETIC Algorithms and Hardware Designs SECOND EDITION, Behrooz Parhami