## **RISC-V Instruction Set Summary**




Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm<sub>11:0</sub>
uimm: 5-bit unsigned immediate in imm<sub>4:0</sub>
upimm: 20 upper bits of a 32-bit immediate, in imm<sub>31:12</sub>
Address: memory address: rs1 + SignExt(imm<sub>11:0</sub>)
[Address]: data at memory location Address

 $\label{eq:bounds} \begin{array}{ll} \bullet \ \mathsf{BTA:} & \mathsf{branch} \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{12:1}, 1'b0\}) \\ \bullet \ \mathsf{JTA:} & \mathsf{jump} \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{20:1}, 1'b0\}) \\ \end{array}$ 

PC = JTA,

rd = PC + 4

label: text indicating instruction address
SignExt: value sign-extended to 32 bits
ZeroExt: value zero-extended to 32 bits
csr: control and status register

## Table B.1 RV32I: RISC-V integer instructions

	op	funct3	funct7	Type	Instruction			Description	Operation
9	0000011 (3)	000	-	I	1b	rd,	imm(rs1)	load byte	rd = SignExt([Address] <sub>7:0</sub> )
	0000011 (3)	001	_	I	1h	rd,	imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )
	0000011 (3)	010	_	I	1w	rd,	imm(rs1)	load word	$rd = [Address]_{31:0}$
	0000011 (3)	100	_	I	1bu	rd,	imm(rs1)	load byte unsigned	$rd = ZeroExt([Address]_{7:0})$
,	0000011 (3)	101	_	I	1hu	rd,	imm(rs1)	load half unsigned	$rd = ZeroExt([Address]_{15:0})$
_	0010011 (19)	000	-	I	addi	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
•	0010011 (19)	001	0000000*	I	slli	rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
1	0010011 (19)	010	-	Ι	slti	rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
	0010011 (19)	011	_	I	sltiu	rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
9	0010011 (19)	100	_	I	xori	rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
	0010011 (19)	101	0000000*	I	srli	rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
		101	$0100000^*$	I	srai	rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
	0010011 (19)	110	_	I	ori	rd,	rs1, imm	or immediate	rd = rs1   SignExt(imm)
	0010011 (19)	111	_	I	andi	rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
	0010111 (23)	_	_	U	auipc	rd.	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
	0100011 (35)	000	_	S	sb	rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
	0100011 (35)	001	_	S	sh	rs2,	imm(rs1)	store half	$[Address]_{15:0} = rs2_{15:0}$
J	0100011 (35)	010	_	S	SW	rs2,	imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2
Г	0110011 (51)	000	0000000	R	add	rd,	rsl, rs2	add	rd = rs1 + rs2
ı	0110011 (51)	000	0100000	R	sub	rd,	rs1, rs2	sub	rd = rs1 - rs2
ı	0110011 (51)	001	0000000	R	s11	rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>
ı	0110011 (51)	010	0000000	R	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
ı	0110011 (51)	011	0000000	R	s1tu	rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
ı	0110011 (51)	100	0000000	R	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
ı	0110011 (51)	101	0000000	R	srl	rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
ı	0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>
ı	0110011 (51)	110	0000000	R	or	rd,	rs1, rs2	or	rd = rs1   rs2
L	0110011 (51)	111	0000000	R	and	rd,	rs1, rs2	and	rd = rs1 & rs2
	0110111 (55)	-	-	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
	1100011 (99)	000	_	В	beq			branch if =	if (rs1 == rs2) PC = BTA
	1100011 (99)	001	-	В	bne			branch if ≠	if (rs1 ≠ rs2) PC = BTA
	1100011 (99)	100	-	В	blt			branch if <	if (rs1 < rs2) PC = BTA
	1100011 (99)	101	_	В	bge		rs2, label		if (rs1 ≥ rs2) PC = BTA
	1100011 (99)	110	_	В	b1tu			branch if < unsigned	if (rs1 < rs2) PC = BTA
	1100011 (99)	111	_	В	bgeu			branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
ı	1100111 (103)	000	-	I	jalr	rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4

label

jump and link

Encoded in instr<sub>31:25</sub>, the upper seven bits of the immediate field

| 1101111 (111) |-

R type I type S type B type J type U type