

Phase-I timing-only cache-capacity inference

