

EE2016: Microprocessor Lab

Experiment 9: Interrupts in Atmel AVR Atmega through  
Assembly Programming

Ajeet E S, EE22B086  
Amogh Agrawal, EE22B087

June 5, 2024

## Contents

<b>1</b>	<b>Aim</b>	<b>1</b>
<b>2</b>	<b>Observations and Code: Google Drive Link</b>	<b>1</b>
<b>3</b>	<b>Problem 1: Implement Interrupt using INT1</b>	<b>1</b>
3.1	Problem Statement . . . . .	1
3.2	Approach . . . . .	1
3.3	Flowchart . . . . .	2
3.4	Code . . . . .	2
3.5	Questions From Code . . . . .	4
3.6	Inferences . . . . .	4
3.6.1	Interrupts . . . . .	4
3.6.2	Interrupt Service Routine(ISR): . . . . .	5
3.6.3	Interrupt Vector: . . . . .	5
3.6.4	Taking Care of Interrupts . . . . .	5
3.6.5	Enabling Interrupts and Choosing Interrupt Signal . . . . .	5
<b>4</b>	<b>Problem 2: Implement Interrupt using INT0</b>	<b>6</b>
4.1	Problem Statement . . . . .	6
4.2	Approach . . . . .	7
4.3	Flowchart . . . . .	7
4.4	Code . . . . .	8
4.5	Questions From Code . . . . .	10
4.6	Inferences . . . . .	10
4.6.1	Interrupts . . . . .	10
4.6.2	Interrupt Service Routine(ISR): . . . . .	11
4.6.3	Interrupt Vector: . . . . .	11
4.6.4	Taking Care of Interrupts . . . . .	11
4.6.5	Enabling Interrupts and Choosing Interrupt Signal . . . . .	11

## List of Listings

1	Code to Blink LED using INT1 . . . . .	4
2	Code to Blink LED using INT0 . . . . .	10

# 1 Aim

Using Atmel AVR assembly language programming, implement interrupts and DIP switches control in Atmel Atmega microprocessor.

Aims of this experiment are:

1. Generate an external (logical) hardware interrupt using an emulation of a push button switch.
2. Write an ISR (Interrupt Service Routine) to switch ON an LED for a few seconds (10 secs) and then switch OFF. (The lighting of the LED could be verified by monitoring the signal to switch it ON).
3. If there is time, you could try this also: Use the 16 bit timer (via interrupt) to make an LED blink with a duration of 1 second.

Also, one needs to implement all of the above, in AVR assembly.

## 2 Observations and Code: Google Drive Link

The link to the codes and video for the Experiment are uploaded here:

[Code and Video](#)

## 3 Problem 1: Implement Interrupt using INT1

### 3.1 Problem Statement

You are given the file "EE2016F23Exp9int1.asm" which is an assembly program which implements interrupt using INT1. Fill in the blanks in the assembly code.

### 3.2 Approach

- The ISR for INT1 is set at the label int1\_ISR by using the following command (ISR for INT1 is set in the memory address 0x04):


```
.ORG 0x0004 ;  
RJMP int1_ISR;
```

- At the program origin, we make the program jump to the label reset. Here, the following are done:
  1. Store the memory address of RAMEND to Stack Pointer.
  2. Make PB1 as output and make all of PortD as input and take the input from PIND3, enabling internal pull-up resistor.
  3. Set ISC11 in MCUCR to 1, that is, make a falling edge of interrupt pin generate an interrupt.
  4. Enable Interrupt for INT1 in GICR.
  5. Enable all interrupts using SEI.
- The program waits at the label "indefiniteloop", waiting for an interrupt:

```
indefiniteloop: RJMP indefiniteloop
```

- In the "int1\_ISR" Routine, the LED is made to blink 10 times with the duty cycle as given in the code.

### 3.3 Flowchart



### 3.4 Code

The code is given below:

```

1  .nolist ; turn list file generation OFF
2
3  .include "m8def.inc"
4  .list /* turn it ON again */
5
6  .ORG 0 ; set program origin
7  RJMP reset ; on reset, program starts here
8
9  .ORG 0x0004 ;
10 RJMP int1_ISR;
11
12 reset:

```

```

13  LDI R16, LOW(RAMEND) ;
14  OUT SPL, R16
15  LDI R16, HIGH(RAMEND) /* Guess, why it is done ??? */
16  OUT SPH, R16
17  LDI R16, 0x02 ; make PB1 OUTput
18  OUT DDRB, R16; /* fill in here */
19  LDI R16, 0x00 ; fill in here
20  OUT DDRD, R16 ; make PORTD input
21  LDI R16,0x08 ; /* enable internal pull-up resistor. This avoids the
   ↪ high impe */
22  OUT PORTD, R16 ; /* -dance state while reading data from external world
   ↪ */
23  IN R16, MCUCR ;
24  ORI R16, 1<<ISC11 ; why it is Ored?
25  OUT MCUCR, R16 ;
26  IN R16, GICR ; enable INT1 interrupt
27  ORI R16, 1<<INT1 ;
28  OUT GICR, R16 ; /* fill in here */
29  LDI R16, 0x00 ;
30  OUT PORTB, R16 ;
31  SEI ; /* what does it do? */
32  indefiniteloop: RJMP indefiniteloop /* Stay here. Expecting interrupt? */
33
34  /* reset - the main - loop ends here */
35  int1_ISR: ; INT1 interrupt handler or ISR
36  IN R16, SREG ; save status register SREG
37  PUSH R16 ; /* Fill in here. save the status register contents into the
   ↪ stack memory. */
38  /* StckPntr decremented. StckPntr tracks the lower end of ACTIVE stack.
   ↪ PC is */
39  /* PUSHed automatically, by default. No need for explicit instruction
   ↪ */
40
41  LDI R16,0x0a ; blink led 10 times by storing R0 a value of 10 &
   ↪ decrementing
42  MOV R0, R16 /* to zero realises the LED blinking 10 times */
43  back5:
44
45  LDI R16,0x02 ; Turn on LED
46  OUT PORTB, R16 /* LED connected to penultimate bit (B1) of PORTB */
47
48  delay1:
49  LDI R16,0xFF ; delay
50  back2:
51  LDI R17,0xFF ; /* back2 loop starts.. adds delay */
52  back1:
53  DEC R17 /* fill in. Innermost delay loop. Each execution cycle is of
   ↪ T_clk */
54  BRNE back1 /* branch if not equal - means go on in loop till R* goes 0
   ↪ */

```

```

55     DEC R16 /* for each inner loop run, an equal amount of delay in OUTER
      ↪ loop */
56     BRNE back2 /* how many clock cycles for ON period? */
57     /* Till this time LED is ON. First part of duty cycle ends */
58     LDI R16,0x00 ; Turn off LED
59     OUT PORTB, R16; /* fill-in here */
60
61 delay2:
62     LDI R16,0xFF ; delay - OFF period. Second part of duty cycle starts
63 back3:
64     LDI R17,0xFF
65 back4:
66     DEC R17
67     BRNE back4
68     DEC R16
69     BRNE back3
70     DEC R0 /* Fill in here. Initially R0 = 10. Completes ONE duty cycle */
71 BRNE back5 ; /* R0-- till 0. 10 times blinking */
72     POP R16 ; retrieve status register. The stack's lower end is
      ↪ incremented
73     OUT SREG, R16 /* meaning stckPntr++; In "pop R16" instruction, the
      ↪ topend
74     /* stack location's value is espewed OUT and is stored IN R16 */
75     RETI ; go back to main program and set I = 1 (enabling interrupts as
      ↪ the current ISR is executed

```

Listing 1: Code to Blink LED using INT1

### 3.5 Questions From Code

**Q:** `LDI R16, HIGH(RAMEND);` Guess, why it is done ???

**A:** This is store the top 8 bits of the address of the end of data memory.

**Q:** `ORI R16, 1<< ISC11;` Why it is Ored?

**A:** It is Ored to not change the rest of the bits of R16 except the bit at the same position as that of ICS11 in the MCUCR which is set to 1.

**Q:** `SEI;` What does it do?

**A:** It sets the global interrupt enable in SREG Register as 1.

**Q:** `indefiniteloop: rjmp indefiniteloop;` Stay here. Expecting interrupt?

**A:** Yes. The program stays here, waiting for an interrupt.

**Q:** What is the Duty Cycle and period of the LED Blinking?

**A:** Duty cycle is 50% while the LED blinking period is 390158 cycles, equivalent to .39sec.

### 3.6 Inferences

#### 3.6.1 Interrupts

- It is a method used to serve a device using a microcontroller.

- In this, the device sends an interrupt signal to the microcontroller, upon which the microcontroller pauses all other processes and serves the device.
- This is better than Polling, in which the microcontroller keeps monitoring the output of a device in the fact that it doesn't waste time monitoring all devices, and makes the rest of the program wait only when a request is made.

### 3.6.2 Interrupt Service Routine(ISR):

- The ISR is the Routine that is called when an interrupt is raised.
- This routine is called only if Global Interrupt Enable is set using the SEI Command
- When an interrupt request occurs for INT1, the program goes to the memory address 0x04, the interrupt vector for the same

### 3.6.3 Interrupt Vector:

- The Microcontroller checks in a memory address called Interrupt Vector, to find the memory address at which the ISR is stored.
- The Interrupt Vectors for INT0, INT1 and INT2 are memory addresses 0x02, 0x04 and 0x06
- Whenever an Interrupt occurs, the program goes to these memory addresses and searches for the memory address for the ISR.

### 3.6.4 Taking Care of Interrupts

Whenever an Interrupt Signal is received, the microcontroller does the following:

1. Finishes the instruction it is currently executing and store the address of the next instruction in the PC.
2. Jumps to the Interrupt Vector Table, which redirects the microcontroller to the ISR.
3. Executes the ISR until it encounters RETI, upon which it goes to the next instruction to be executed and continues normally.

### 3.6.5 Enabling Interrupts and Choosing Interrupt Signal

The following are important Registers in relation to Interrupts:

1. **SREG: Status Register**

Bit	D7						D0	
SREG	I	T	H	S	V	N	Z	C
	<b>C – Carry flag</b>			<b>S – Sign flag</b>				
	<b>Z – Zero flag</b>			<b>H – Half carry</b>				
	<b>N – Negative flag</b>			<b>T – Bit copy storage</b>				
	<b>V – Overflow flag</b>			<b>I – Global Interrupt Enable</b>				





- Global Interrupt Enable (I), the 7<sup>th</sup> bit, must be set for all interrupts to be accepted.

## 2. MCUCR: MCU Control Register





SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00
----	-----	-----	-----	-------	-------	-------	-------

- The values of ISC11, ISC10, ISC01, ISC00 and the purposes are given below:

**ISC01, ISC00 (Interrupt Sense Control bits)** These bits define the level or edge on the external INT0 pin that activates the interrupt, as shown in the following table:

ISC01	ISC00		Description
0	0		The low level of INT0 generates an interrupt request.
0	1		Any logical change on INT0 generates an interrupt request.
1	0		The falling edge of INT0 generates an interrupt request.
1	1		The rising edge of INT0 generates an interrupt request.

**ISC11, ISC10** These bits define the level or edge that activates the INT1 pin.



ISC11	ISC10		Description
0	0		The low level of INT1 generates an interrupt request.
0	1		Any logical change on INT1 generates an interrupt request.
1	0		The falling edge of INT1 generates an interrupt request.
1	1		The rising edge of INT1 generates an interrupt request.

## 3. MCUCSR: MCU Control and Status Register

- The value of ISC2 in this register. This bit is used to choose which level and edge is taken as an interrupt.

JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF
-----	------	---	------	------	------	-------	------

**ISC2** This bit defines whether the INT2 interrupt activates on the falling edge or the rising edge.

ISC2		Description
0		The falling edge of INT2 generates an interrupt request.
1		The rising edge of INT2 generates an interrupt request.

## 4 Problem 2: Implement Interrupt using INT0

### 4.1 Problem Statement

Perform 4-bit addition of two unsigned nibbles from an 8-bit dip input switch (set by TAs) and display the result obtained in LEDs.



## 4.2 Approach

Essentially, this code uses the same logic as the previous one, but the only difference is that this operates on INT0 and not INT1.


- The ISR for INT0 is set at the label `int0_ISR` by using the following command (ISR for INT0 is set in the memory address 0x02):

```
.ORG 0x0002 ;  
RJMP int0_ISR;
```

- At the program origin, we make the program jump to the label `reset`. Here, the following are done:
  1. Store the memory address of `RAMEND` to Stack Pointer.
  2. Make PB1 as output and make all of PortD as input and take the input from PIND2, enabling internal pull-up resistor.
  3. Set ISC01 in MCUCR to 1, that is, make a falling edge of interrupt pin generate an interrupt.
  4. Enable Interrupt for INT0 in GICR.
  5. Enable all interrupts using SEI.
- The program waits at the label `"indefiniteloop"`, waiting for an interrupt:

```
indefiniteloop: RJMP indefiniteloop
```
- In the `"int0_ISR"` Routine, the LED is made to blink 10 times

## 4.3 Flowchart



## 4.4 Code

The code to perform 4- bit addition is given below:

```

1  .nolist ; turn list file generation OFF
2
3  .include "m8def.inc"
4  .list /* turn it ON again */
5
6  .ORG 0 ; set program origin
7  RJMP reset ; on reset, program starts here
8
9  .ORG 0x0002 ;
10 RJMP int0_ISR;
11
12 reset:
13 LDI R16, LOW(RAMEND) ;
14 OUT SPL, R16
15 LDI R16, HIGH(RAMEND) /* Guess, why it is done ??? */
16 OUT SPH, R16
17 LDI R16, 0x02 ; make PB1 OUTput
18 OUT DDRB, R16; /* fill in here */
19 LDI R16, 0x00 ; fill in here

```

```

20     OUT DDRD, R16 ; make PORTD input
21     LDI R16, 0x04 ; /* enable internal pull-up resistor. This avoids the
    ↪ high impe */
22     OUT PORTD, R16 ; /* -dance state while reading data from external world
    ↪ */
23     IN R16, MCUCR ;
24     ORI R16, 1<<ISC01 ; why it is 0red?
25     OUT MCUCR, R16 ;
26     IN R16, GICR ; enable INTO interrupt
27     ORI R16, 1<<INT0 ;
28     OUT GICR, R16 ; /* fill in here */
29     LDI R16, 0x00 ;
30     OUT PORTB, R16 ;
31     SEI ; /* what does it do? */
32     indefiniteloop: RJMP indefiniteloop /* Stay here. Expecting interrupt? */
33
34     /* reset - the main - loop ends here */
35     int0_ISR: ; INT1 interrupt handler or ISR
36     IN R16, SREG ; save status register SREG
37     PUSH R16 ; /* Fill in here. save the status register contents into the
    ↪ stack memory. */
38     /* StckPntr decremented. StckPntr tracks the lower end of ACTIVE stack.
    ↪ PC is */
39     /* PUSHed automatically, by default. No need for explicit instruction
    ↪ */
40
41     LDI R16, 0x0a ; blink led 10 times by storing R0 a value of 10 &
    ↪ decrementing
42     MOV R0, R16 /* to zero realises the LED blinking 10 times */
43     back5:
44     LDI R16, 0x02 ; Turn on LED
45     OUT PORTB, R16 /* LED connected to penultimate bit (B1) of PORTB */
46
47     delay1:
48     LDI R16, 0xFF ; delay
49     back2:
50     LDI R17, 0xFF ; /* back2 loop starts.. adds delay */
51     back1:
52     DEC R17 /* fill in. Innermost delay loop. Each execution cycle is of
    ↪ T_clk */
53     BRNE back1 /* branch if not equal - means go on in loop till R* goes 0
    ↪ */
54     DEC R16 /* for each inner loop run, an equal amount of delay in OUTER
    ↪ loop */
55     BRNE back2 /* how many clock cycles for ON period? */
56     /* Till this time LED is ON. First part of duty cycle ends */
57     LDI R16, 0x00 ; Turn off LED
58     OUT PORTB, R16 ; /* fill-in here */
59
60     delay2:

```

```

61     LDI R16,0xFF ; delay - OFF period. Second part of duty cycle starts
62 back3:
63     LDI R17,0xFF
64 back4:
65     DEC R17
66     BRNE back4
67     DEC R16
68     BRNE back3
69     DEC R0 /* Fill in here. Initially R0 = 10. Completes ONE duty cycle */
70     BRNE back5 ; /* R0-- till 0. 10 times blinking */
71
72     POP R16 ; retrieve status register. The stack's lower end is
       ↪ incremented
73     OUT SREG, R16 /* meaning stckPntr++; In "pop R16" instruction, the
       ↪ topend
74     /* stack location's value is espewed OUT and is stored IN R16 */
75     RETI ; go back to main program and set I = 1 (enabling interrupts as
       ↪ the current ISR is executed)
76

```

Listing 2: Code to Blink LED using INT0

## 4.5 Questions From Code

**Q:** `LDI R16, HIGH(RAMEND);` Guess, why it is done ???

**A:** This is store the top 8 bits of the address of the end of data memory.

**Q:** `ORI R16, 1<< ISC01;` Why it is Ored?

**A:** It is Ored to not change the rest of the bits of R16 except the bit at the same position as that of ICS11 in the MCUCR which is set to 1.

**Q:** `SEI;` What does it do?

**A:** It sets the global interrupt enable in SREG Register as 1.

**Q:** `indefiniteloop: rjmp indefiniteloop;` Stay here. Expecting interrupt?

**A:** Yes. The program stays here, waiting for an interrupt.

**Q:** What is the Duty Cycle and period of the LED Blinking?

**A:** Duty cycle is 50% while the LED blinking period is 390158 cycles, equivalent to .39sec.

## 4.6 Inferences

### 4.6.1 Interrupts

- It is a method used to serve a device using a microcontroller.
- In this, the device sends an interrupt signal to the microcontroller, upon which the microcontroller pauses all other processes and serves the device.
- This is better than Polling, in which the microcontroller keeps monitoring the output of a device in the fact that it doesn't waste time monitoring all devices, and makes the rest of the program wait only when a request is made.

#### 4.6.2 Interrupt Service Routine(ISR):

- The ISR is the Routine that is called when an interrupt is raised.
- This routine is called only if Global Interrupt Enable is set using the SEI Command
- When an interrupt request occurs for INT1, the program goes to the memory address 0x04, the interrupt vector for the same

#### 4.6.3 Interrupt Vector:

- The Microcontroller checks in a memory address called Interrupt Vector, to find the memory address at which the ISR is stored.
- The Interrupt Vectors for INT0, INT1 and INT2 are memory addresses 0x02,0x04 and 0x06
- Whenever an Interrupt occurs, the program goes to these memory addresses and searches for the memory address for the ISR.

#### 4.6.4 Taking Care of Interrupts


Whenever an Interrupt Signal is received, the microcontroller does the following:

1. Finishes the instruction it is currently executing and store the address of the next instruction in the PC.
2. Jumps to the Interrupt Vector Table, which redirects the microcontroller to the ISR.
3. Executes the ISR until it encounters RETI, upon which it goes to the next instruction to be executed and continues normally.


#### 4.6.5 Enabling Interrupts and Choosing Interrupt Signal

The following are important Registers in relation to Interrupts:

1. **SREG: Status Register**







- Global Interrupt Enable (I), the 7<sup>th</sup> bit, must be set for all interrupts to be accepted.
2. **MCUCR: MCU Control Register**







- The values of ISC11, ISC10, ISC01, ISC00 and the purposes are given below:

**ISC01, ISC00 (Interrupt Sense Control bits)** These bits define the level or edge on the external INT0 pin that activates the interrupt, as shown in the following table:

ISC01	ISC00		Description
0	0		The low level of INT0 generates an interrupt request.
0	1		Any logical change on INT0 generates an interrupt request.
1	0		The falling edge of INT0 generates an interrupt request.
1	1		The rising edge of INT0 generates an interrupt request.

**ISC11, ISC10** These bits define the level or edge that activates the INT1 pin.



ISC11	ISC10		Description
0	0		The low level of INT1 generates an interrupt request.
0	1		Any logical change on INT1 generates an interrupt request.
1	0		The falling edge of INT1 generates an interrupt request.
1	1		The rising edge of INT1 generates an interrupt request.

### 3. MCUCSR: MCU Control and Status Register

- The value of ISC2 in this register. This bit is used to choose which level and edge is taken as an interrupt.

JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF
-----	------	---	------	------	------	-------	------

**ISC2** This bit defines whether the INT2 interrupt activates on the falling edge or the rising edge.

ISC2		Description
0		The falling edge of INT2 generates an interrupt request.
1		The rising edge of INT2 generates an interrupt request.