

EE2016: Microprocessor Lab

Experiment 7: Computations using Atmel Atmega8 AVR  
through Assembly Program Emulation

Ajeet E S, EE22B086  
Amogh Agrawal, EE22B087

27 September, 2023

# Contents

<b>1</b>	<b>Aim</b>	<b>2</b>
<b>2</b>	<b>Google Drive Link</b>	<b>2</b>
<b>3</b>	<b>Problem 1: Common 8-bit Mathematical Operations</b>	<b>2</b>
3.1	Problem Statement . . . . .	2
3.2	Approach . . . . .	2
3.3	Flowchart . . . . .	3
3.4	Code . . . . .	3
3.5	Screenshots . . . . .	4
3.6	Inferences . . . . .	4
3.6.1	Register Transfers . . . . .	4
3.6.2	Clock Cycles per Instruction . . . . .	4
3.6.3	Latency . . . . .	4
3.6.4	Throughput . . . . .	5
3.6.5	Limitations . . . . .	5
<b>4</b>	<b>Problem 2: Implementing Division on AVR</b>	<b>5</b>
4.1	Problem Statement . . . . .	5
4.2	Approach . . . . .	5
4.3	Flowchart . . . . .	6
4.4	Code . . . . .	6
4.5	Screenshots . . . . .	7
4.6	Inferences . . . . .	7
4.6.1	Register Transfers . . . . .	7
4.6.2	Clock Cycles per Instruction . . . . .	7
4.6.3	Latency . . . . .	8
4.6.4	Throughput . . . . .	8
4.6.5	Limitations . . . . .	8
<b>5</b>	<b>Problem 3: Parity Detection</b>	<b>8</b>
5.1	Problem Statement . . . . .	8
5.2	Approach . . . . .	8
5.3	Flowchart . . . . .	9
5.4	Code . . . . .	9
5.5	Screenshots . . . . .	10
5.6	Inferences . . . . .	10
5.6.1	Register Transfers . . . . .	11
5.6.2	Clock Cycles per Instruction . . . . .	11
5.6.3	Latency . . . . .	11
5.6.4	Throughput . . . . .	11
5.6.5	Limitations . . . . .	11
<b>6</b>	<b>Problem 4: Largest and Smallest of a number set given</b>	<b>11</b>
6.1	Problem Statement . . . . .	11
6.2	Approach . . . . .	11
6.3	Flowchart . . . . .	12
6.4	Code . . . . .	12
6.5	Screenshots . . . . .	14

6.6	Inferences	14
6.6.1	Register Transfers	14
6.6.2	Clock Cycles per Instruction	14
6.6.3	Limitations	15
<b>7</b>	<b>Problem 5: Fibonacci Sequence</b>	<b>15</b>
7.1	Problem Statement	15
7.2	Approach	15
7.3	Flowchart	16
7.4	Code	16
7.5	Screenshots	17
7.6	Inferences	17
7.6.1	Register Transfers	17
7.6.2	Clock Cycles per Instruction	17
7.6.3	Latency	18
7.6.4	Throughput	18
7.6.5	Limitations	18

## List of Listings

1	Code to Add and Multiply two Numbers	3
2	Code to Perform Division	7
3	Code to Generate Odd Parity	10
4	Code to Find the Largest and Smallest Number from a Given Set of Numbers	13
5	Code to find $N^{th}$ Term of Fibonacci Series	17

## List of Figures

1	Screenshot for Problem 1	4
2	Screenshot for Problem 2	7
3	Screenshot for Problem 3	10
4	Screenshot for Problem 4	14
5	Screenshot for Problem 5	17

## 1 Aim

To implement arithmetic and logical manipulation programs using Atmel Atmega8 micro-controller in assembly program emulation.

## 2 Google Drive Link

The link to the codes and screenshots for the Experiment are uploaded here:

[Code and Screenshots](#)

## 3 Problem 1: Common 8-bit Mathematical Operations

### 3.1 Problem Statement

Given two 8-bit binary words (byte), compute the sum and product, store it in two separate registers.

### 3.2 Approach

We use the ADD directive to add two numbers. The Syntax of this command is:

**ADD Rd,Rr**


This adds Rd and Rr, and stores the result in Rd.

We use the MUL directive to add two numbers. The Syntax of this command is:

**MUL Rd,Rr**

It multiplies both the numbers and stores the Lower byte in R0 and the Higher Byte in R1. These values are then extracted from there and stored in two consecutive registers

### 3.3 Flowchart



### 3.4 Code

The code used to perform addition and multiplication is given below:

```
1 .CSEG
2 .ORG 0
3 .EQU NUM1 = 0x02; 1st Number to be added
4 .EQU NUM2 = 0xFF; 2nd Number to be added
5
6     LDI R16, NUM1
7     LDI R17, NUM2
8     MOV R18, R16
9     ADD R18, R17; R18 contains the Sum
10    MUL R16, R17
11    LDS R19, 0x00
12    LDS R20, 0x01; R20R19 is the product
```

Listing 1: Code to Add and Multiply two Numbers

## 3.5 Screenshots




Figure 1: Screenshot for Problem 1

## 3.6 Inferences

We infer there are in-built instructions for addition and multiplication in AVR.

```
ADD R17, R18  
MUL R16, R17
```

The MUL statement will store the multiplication contents in the R0 and R1 Registers.

### 3.6.1 Register Transfers

1. Load: Two LDI to initialise R16 and R17, Two LDI to store data to R19 and R20
2. Store: No Store has been done
3. Move: MOV to transfer data from R16 to R18

### 3.6.2 Clock Cycles per Instruction

1. LDI: 1 Clock Cycle
2. MOV: 1 Clock Cycle
3. ADD: 1 Clock Cycle
4. MUL: 2 Clock Cycles
5. LDS: 2 Clock Cycles

### 3.6.3 Latency

The latency of this AVR Assembly Code is  $10\mu s$

### 3.6.4 Throughput

Throughput of a code is defined as:

$$Throughput \equiv \frac{\text{Number of Computations(tasks) Done}}{\text{Time Taken}}$$

Here, we define the task to be the number of (Addition+ Multiplication) per unit time

$$Throughput = \frac{1}{10\mu s} = 10^5 \text{ Tasks /s}$$

### 3.6.5 Limitations

1. This code can only add and multiply 8-bit numbers

## 4 Problem 2: Implementing Division on AVR


### 4.1 Problem Statement

AVR has no division operation. Implement a code that takes the dividend from memory location A at 0x0E and the divisor from memory location B at 0x10. Note that these locations are not consecutive. You need to set the locations yourself. The TA would enter random numbers at these memory locations. Store the quotient in location 0xF0 and remainder in location 0xFF. For the sake of simplicity, assume that you are implementing unsigned division. (If you identify more than one algorithm for division, you can compute the difference in computational latency between the two).

### 4.2 Approach

The code takes values from the memory locations mentioned (Here, we have added code to write data onto those memory locations for demonstration purposes). Then, we perform repetitive subtraction of the divisor from the dividend in place until divisor > dividend while incrementing the quotient (stored in another register). At this point, the register containing the dividend will contain the remainder, and the quotient register will contain the quotient. These are then moved into the specified memory locations.

### 4.3 Flowchart



### 4.4 Code

The code used to perform division is given below:

```
1 .CSEG
2 .ORG 0
3 .EQU NUM1 =0x65
4 .EQU NUM2 =0x05
5     LDI R30, NUM1
6     LDI R31, NUM2
7     STS 0x0E, R30
8     STS 0x10, R31
9     LDS R18, 0x0E
10    LDS R19, 0x10
11    LDI R20, 0x00
12
13 LOOP:
14     CP R18, R19
15     BRLO FINISH; Carry Clear (If R17>R16) that is, divisor> dividend
16     ↪ (division over)
17     SUB R18, R19
18     INC R20
19     RJMP LOOP
20 FINISH:
```



```

21 STS 0xF0, R20; Quotient
22 STS 0xFF, R18; Remainder

```

Listing 2: Code to Perform Division

## 4.5 Screenshots




Figure 2: Screenshot for Problem 2

## 4.6 Inferences

This assembly code is designed to perform integer division of two numbers, with NUM1 as the dividend and NUM2 as the divisor. The code calculates the quotient and remainder of the division and stores the results in memory locations 0xF0 (for quotient) and 0xFF (for remainder).

Since no in-built function exists, we use the continuous subtraction method to calculate the quotient and remainder.

### 4.6.1 Register Transfers

1. Load: LDI, LDS to load data
2. Store: STS to store
3. Move: SUB- Register to Register Moves

### 4.6.2 Clock Cycles per Instruction

1. LDI: 1 Clock Cycle
2. MOV: 1 Clock Cycle
3. ADD: 1 Clock Cycle

4. MUL: 2 Clock Cycles
5. LDS: 2 Clock Cycles
6. STS: 2 Clock Cycles
7. CP: 1 Clock Cycle
8. INC: 1 Clock Cycle
9. RJMP: 2 Clock Cycles
10. Branch Statements: 1 or 2 Clock Cycles depending on result

#### 4.6.3 Latency

The latency of this AVR Assembly Code is  $11 + 6\lfloor \frac{Divident}{Divisor} \rfloor + 7\mu s$

#### 4.6.4 Throughput

Throughput of a code is defined as:

$$Throughput \equiv \frac{\text{Number of Computations(tasks) Done}}{\text{Time Taken}}$$

Here, we define the task to be the number of Divisions per unit time

$$Throughput = \frac{10^6}{18+6\lfloor \frac{Divident}{Divisor} \rfloor} \text{ Tasks /s}$$

#### 4.6.5 Limitations

1. This code can only divide an unsigned 8-bit number by another unsigned 8-bit number

## 5 Problem 3: Parity Detection


### 5.1 Problem Statement

Given an 8-bit number stored in location 0xFF, generate the odd parity of this number and store it at memory location 0xF0.

### 5.2 Approach

For this problem, if we have an 8-bit number, we divide it into two 4-bit numbers, take xor and then divide the next 4 bits into two two-bit numbers and continue this process until we get a single bit. This single bit is the odd parity.

### 5.3 Flowchart



### 5.4 Code

The code used to find the odd parity of a given 8-bit number is given below:

```
1 .CSEG
2 .ORG 0
3 .EQU N = 0b10001101; The number for which parity you want
4     LDI R20, N
5     STS 0xFF, R20
6     LDS R30, 0xFF
7     LDI R16, 0x0F
8     LDI R17, 0xF0
9     AND R16, R30
```

```

10      AND R17, R30
11      LSR R17
12      LSR R17
13      LSR R17
14      LSR R17
15      EOR R16, R17
16      LDI R30, 0x03
17      LDI R31, 0xC0
18      AND R30, R16
19      AND R31, R16
20      LSR R31
21      LSR R31
22      EOR R30, R31
23      LDI R16, 0x01
24      LDI R17, 0x02
25      AND R16, R30
26      AND R17, R30
27      LSR R17
28      EOR R16, R17
29      STS 0xF0, R16

```

Listing 3: Code to Generate Odd Parity

## 5.5 Screenshots




Figure 3: Screenshot for Problem 3

## 5.6 Inferences

This assembly code calculates the odd parity of the binary number  $N$  to be input by the TA and stores the result in memory location  $0xF0$ . We infer from this that parity generation is essential since the data we get may be incorrect.

### 5.6.1 Register Transfers

1. Load: LDI, LDS to load data
2. Store: STS to store
3. Move: SUB- Register to Register Moves

### 5.6.2 Clock Cycles per Instruction

1. LDI: 1 Clock Cycle
2. LDS: 2 Clock Cycles
3. STS: 2 Clock Cycles
4. LSR: 1 Clock Cycle
5. EOR: 1 Clock Cycle
6. AND: 1 Clock Cycle

### 5.6.3 Latency

The latency of this AVR Assembly Code is  $29\mu s$

### 5.6.4 Throughput

Throughput of a code is defined as:

$$Throughput \equiv \frac{\text{Number of Computations(tasks) Done}}{\text{Time Taken}}$$

Here, we define the task to be finding the Parity of the given number

$$Throughput = \frac{1}{29\mu s} = 3.44 \times 10^4 \text{ Tasks /s}$$

### 5.6.5 Limitations

1. This code can only find the parity of an 8- bit number

## 6 Problem 4: Largest and Smallest of a number set given


### 6.1 Problem Statement

Given a finite set of binary words, identify the largest and smallest number in the given set and store it at 0xF0 and 0xFF, respectively. Note that the TA will enter the finite set. You are supposed to develop a code that works for an arbitrary number of numbers.

### 6.2 Approach

For this problem, we first ask the TA's to store the set of values at the end of the program with the db tag. Then, the Values are taken one by one through the Z register, and this process is terminated if we get two consecutive 0xFF. While loop in through the Z register we keep on updating the max and the min value.

### 6.3 Flowchart



### 6.4 Code

```

1  .include "m8def.inc"
2
3
4      LDI R25, 0xff
5      LDI R20, 0x00
6      LDI ZL,LOW(2 * Words)
7      LDI ZH,HIGH(2 * Words)
8
9
10 Number:
11      CP R17,R20
12      BRSH Update
13 Loop:
14      LPM R17, Z+1

```

```

15         CP R17, R25
16         BRNE Number
17         LPM R18, Z
18         CP R18, R25
19         BRNE Number
20         RJMP NEXT
21
22
23 Update:
24         MOV R20, R17
25         STS 0xFF, R20
26         RJMP Loop
27
28 NEXT:
29         LDI R21, 0xFF
30         LDI ZL,LOW(2 * Words)
31         LDI ZH,HIGH(2 * Words)
32         LDI R17, 0xFF
33
34 Number1:
35         CP R17,R21
36         BRLO Update1
37 Loop1:
38         LPM R17, Z+1
39         CP R17, R25
40         BRNE Number1
41         LPM R18, Z
42         CP R18, R25
43         BRNE Number1
44         RJMP EXIT
45
46
47 Update1:
48         MOV R21, R17
49         STS 0xF0, R21
50         RJMP Loop1
51
52 EXIT: RJMP EXIT
53 ; add words here
54 Words: .db 0x01, 0xf1, 0x05, 0xf0
55
56
57

```

Listing 4: Code to Find the Largest and Smallest Number from a Given Set of Numbers

## 6.5 Screenshots




Figure 4: Screenshot for Problem 4

## 6.6 Inferences

### 6.6.1 Register Transfers

1. Load: LDI, LDS to load data
2. Store: STS to store
3. Move: SUB- Register to Register Moves

### 6.6.2 Clock Cycles per Instruction

1. LDI: 1 Clock Cycle
2. CP: 1 Clock Cycle
3. Branch Statements: 1 or 2 Clock Cycles depending on result
4. LPM: 3 Clock Cycles
5. RJMP: 2 Clock Cycles
6. MOV: 1 Clock Cycle
7. LDS: 2 Clock Cycles
8. STS: 2 Clock Cycles



### 6.6.3 Limitations

1. This code cannot find maximum or minimum of the set of numbers if there are two or more repeating 0xFF. The code will not check further if that occurs.
2. The numbers being compared are assumed to be 8-bit numbers.

## 7 Problem 5: Fibonacci Sequence


### 7.1 Problem Statement

The Fibonacci sequence is a sequence of numbers that follows the recurrence  $a(n+1) = a(n) + a(n-1) \forall n > 2$ . The initial two terms of the sequence are  $a(1) = 0$  and  $a(2) = 1$ . Given a number  $N$ , calculate the  $N^{th}$  term of the Fibonacci sequence  $a(N)$  and store it in register  $R0$

### 7.2 Approach

For this program, we ask the TA first to input the Nth value of the Fibonacci series they want. Using this, we then calculate the values of all the Fibonacci series till the Nth value and store the Nth value in a memory location. This is done progressively by shifting the values of two temporary registers to the (N-1)Th and (N-2)Th values.

### 7.3 Flowchart



### 7.4 Code

```
1 .CSEG
2 .ORG 0
3 .EQU N = 0x09; The value of N for which a(N) is to be found
4     LDI R30, 0x01
5     LDI R16, 0x00; a(1), stores a(n-1)
6     LDI R17, 0x01; a(2), stores a(n)
7     LDI R18, 0x00; temporary variable
8     LDI R19, N
9     SUB R19, R30; N-2 more iterations
10 LOOP:
```

```

11      MOV R18, R17
12      ADD R17,R16
13      MOV R16, R18
14      DEC R19
15      BRNE LOOP
16      MOV R0,R17; Result stored in R0

```

Listing 5: Code to find  $N^{th}$  Term of Fibonacci Series

## 7.5 Screenshots




Figure 5: Screenshot for Problem 5

## 7.6 Inferences

This assembly code calculates the  $n$ th value in the Fibonacci sequence, where the value of  $n$  is specified as  $N$ . It uses a loop and a set of registers (R16, R17, R18, R19, and R30) to calculate.

### 7.6.1 Register Transfers

1. Load: LDI, LDS to load data
2. Store: STS to store
3. Move: SUB- Register to Register Moves

### 7.6.2 Clock Cycles per Instruction

1. LDI: 1 Clock Cycle
2. SUB: 1 Clock Cycle
3. MOV: 1 Clock Cycle

4. MOV: 1 Clock Cycle
5. ADD: 1 Clock Cycle
6. DEC: 1 Clock Cycle
7. Branch Statements: 1 or 2 Clock Cycles depending on result

### 7.6.3 Latency

The latency of this AVR Assembly Code is  $6N\mu s$ , where  $N$  is the number  $N$  for which  $a(N)$  has to be found

### 7.6.4 Throughput

Throughput of a code is defined as:

$$Throughput \equiv \frac{\text{Number of Computations(tasks) Done}}{\text{Time Taken}}$$

Here, we define the task to be finding the  $N^{th}$  number in the Fibonacci Series

$$Throughput = \frac{10^6}{6N} \text{ Tasks /s}$$

### 7.6.5 Limitations

1. This code, like the rest, is limited by the size. It can only find  $N^{th}$  term as long as it can be stored within 8 bits