# Tutorial 3 report EE5311 (Digital IC design)

- Amogh G. Okade (EP22B020)

# **Question 1**

- In saturation, the PMOS current,  $I_p = \frac{1}{2} k_p \cos_p (W/L)_p (V_{DD} V_{in} V_{tp})^2$
- In saturation, the NMOS current,  $I_n = \frac{1}{2} k_n \cos_n (W/L)_n (V_{in} V_{tn})^2$
- If the threshold voltage of the inverter,  $V_{th} = V_{DD}/2$ , then, at  $V_{in} = V_{DD}/2$ ,  $V_{out} = V_{DD}/2$  and the PMOS and NMOS will have equal saturation currents.
- Thus,

$$\frac{1}{2} \operatorname{kp} \left( \frac{\operatorname{VDD}}{2} - \operatorname{Vtp} \right) = \frac{1}{2} \operatorname{kn} \left( \frac{\operatorname{VDD}}{2} - \operatorname{Vtp} \right)$$

Therefore,

$$kp = kn$$
 
$$\mu_p \cos_p \left(\frac{W}{L}\right)_p = \mu_n \cos_n \left(\frac{W}{L}\right)_n$$


Setting  $(W/L)_n = (0.42/0.15)$  and substituting the other known constants, we get

$$0.009 \times 8.16 \times (\frac{W}{L})_p = \frac{0.025 \times 8.34 \times 0.42}{0.15}$$


Solving, we get

$$\left(\frac{W}{L}\right)_{p} = \frac{1.19}{0.15}$$

However, for simulating with values around the calculated one, we may find that  $(W/L)_p = (1.14/0.15)$  yields more accurate results for  $V_{DD} = 1.8V$ .




Plot of the DC transfer charactersitics (Vout vs Vin):-



## Part a)

Plot of the derivative of the output voltage vs Vin –



Noise margins –
 NML = 0.768, NMH = 0.773

#### Part b)


From the equation balancing the saturation currents at V<sub>in</sub> = V<sub>th</sub>

$$kp = kn \frac{(Vth - Vtp)}{(VDD - Vth - Vtp)}$$


we can clearly see that if  $(W/L)_p$  is increased  $(k_p$  is increased), the inverter threshold  $V_{th}$  also increases, and vice-versa for when  $(W/L)_p$  is decreased.

• When  $(W/L)_p$  is increased, we also notice that NML increases, while NMH decreases. The converse can be said for the case where  $(W/L)_p$  is decreased.


• Plot of the derivative of Vout and plot of Vout vs Vin when  $(W/L)_p$  is increased by a factor of 10 (that is,  $(W/L)_p = (11.4/0.15)$ ) –




Plot of the derivative of Vout and plot of Vout vs Vin when  $(W/L)_p$  is decreased by a factor of 10 (that is,  $(W/L)_p = (1.14/1.5)$ ) –




### Part c)




 Plot of the DC transfer characteristics (Vout vs Vin) for V<sub>DD</sub> ranging from 0.2V to 1.8V –




Plot of I<sub>DS</sub> vs V<sub>in</sub> for V<sub>DD</sub> ranging from 0.2V to 1.8V –




• For  $V_{DD} = 0.2V$ , it can't be used as an inverter. The PMOS length can be increased slightly (and the width fine-tuned) to turn it into an inverter. For  $(W/L)_p = (5/0.18)$ , we get –



#### Part d)



Plot of the peak I<sub>DS</sub> for different values of V<sub>DD</sub> –



- From the plot, peak  $I_{DS}$  = 4.09nA for  $V_{DD}$  = 0.8V and 13.8uA for  $V_{DD}$  = 1.8V.
- The analytical values are-

For VDD = 0.8V, peak  $I_{DS}$  = 0, since both MOSFETs are cutoff at all times.

For VDD = 1.8V, assuming that the peak  $I_{DS}$  occurs at  $V_{in} = V_{out} = V_{th}$ , we get (from the NMOS saturation current equation)

Ids, peak = 
$$\frac{1}{2}$$
 kn  $(0.9 - 0.7)^2(1 + 0.2 \times 0.9) = 13.778$ uA

# **Question 2**

- At V<sub>in</sub> = V<sub>DD</sub>, V<sub>out</sub> = V<sub>OL</sub>
- For these conditions (and assuming  $V_{OL} = 0.1V$ ), we find that the PMOS is in triode and the NMOS is in saturation.
- Balancing the currents for the above conditions, we get

$$\frac{1}{2} \text{ kp } (\text{VDD} - \text{Vtp})^2 = \text{kn } \left( \text{VDD} - \text{Vtn} - \frac{\text{VOL}}{2} \right) \text{ VOL}$$

On solving further, we get

$$kn \times VOL^{2} - VOL \times 2kn (VDD - Vtn) + kp \times (VDD - Vtp)^{2} = 0$$

$$VOL = VDD - Vtn - \sqrt{(VDD - Vtn)^{2} - \frac{kp}{kn}(VDD - Vtp)^{2}}$$

For  $V_{OL}$  = 0.1V,  $V_{DD}$  = 1.8V and  $V_{tn}$  =  $V_{tp}$  = 0.7V, we get

$$\frac{\mathrm{kp}}{\mathrm{kn}} = \frac{0.21}{1.21}$$

$$\frac{\mu_p \cos_p (\frac{W}{L})_p}{\mu_n \cos_n (\frac{W}{L})_n} = \frac{0.21}{1.21}$$


Substituting for the known constants, we get

$$\frac{0.009 \times 8.16 \left(\frac{W}{L}\right)_{p}}{0.025 \times 8.34 \left(\frac{W}{L}\right)_{n}} = \frac{0.21}{1.21}$$

$$(\frac{W}{L})_p = 0.4927 \text{ x } (\frac{W}{L})_n$$

For  $(W/L)_n = (0.42/0.15)$ , we get

$$\left(\frac{W}{L}\right)_{p} = \frac{0.42}{0.3044}$$



Plot of the DC transfer characteristics (Vout vs Vin) –




# Part a)

We see that the inverter threshold is 1.03V.

```
Using SPARSE 1.3 as Direct Linear Solver Reference value : 0.000000e+00
No. of Data Rows : 181
vil = 7.635257e-01
vih = 1.177218e+00
vm = 1.027268e+00
n1 = 1.001355e-01
NML: 0.763526 NMH: 0.622782
Vol:0.100136
ngspice 6 ->
```

# Part b)

Plot of the derivative of Vout vs Vin –



- Note that the value of Vout when Vin = 1.8V is 0.100136V, which is almost the desired 0.1V for the value of  $V_{OL}$ .
- NML = 0.763V, NMH = 0.623V.
- Analytically,

$$NML = VIL = Vtn + \frac{kp}{kn} (Vout - Vtp)$$

Approximately,

$$NML = 0.7 + \frac{0.21}{1.21} (1.8 - 0.7) = 0.891V$$


Also,

$$NMH = VDD - VIH = VDD - Vtn - \frac{2}{\sqrt{3}} \sqrt{\frac{kp}{kn}} (VDD - Vtp)$$

Which approximately gives

NMH = 
$$1.8 - 0.7 - \frac{2}{\sqrt{3}} \sqrt{\frac{0.21}{1.21}} (1.8 - 0.7) = 0.571V$$

## Part c)



```
Using SPARSE 1.3 as Direct Linear Solver Reference value : 0.000000e+00
No. of Data Rows : 181
curr = -3.420985e-05
vm = 1.027268e+00
power: 6.15777E-05
ngspice 6 -> ■
```

- The simulated value of the power dissipated is 61.578uW.
- Analytically, considering the triode current through the NMOS, we get

$$Ids = kn \left( VDD - Vtn - \frac{Vds}{2} \right) Vds \left( 1 + \lambda \, Vds \right) = 64.05 uA \quad (for \, Vds = Vol = 0.1V)$$

Thus, the power will be  $I_{ds} \times 1.8 = 115.29uW$  (analytical).