

Tutorial 7 report


EE5311 (Digital IC design)

- Amogh G. Okade (EP22B020)


Question 1

Part a)

- Xschem schematic used for the NOR gate –




- Circuit and spice code used –





- Before extracting the layout parasitics –

```
Reference value : 3.06350e-10
No. of Data Rows : 4020
thl      = 2.721173e-11 targ= 3.971173e-11 trig= 1.250000e-11
tlh      = 3.462915e-11 targ= 2.521292e-10 trig= 2.175000e-10
delay = 3.09204E-11
ngspice 16 -> █
```

- Layout used in klayout –




- After passing DRC and LVS –



- The delay with the layout parasitics increases –

```
Reference value : 3.86550e-10
No. of Data Rows : 4020
thl      = 3.407015e-11 targ= 4.657015e-11 trig= 1.250000e-11
tlh      = 3.887205e-11 targ= 2.563721e-10 trig= 2.175000e-10
delay = 3.6471E-11
ngspice 16 -> █
```



Logical effort calculations –

- For a 2-input NOR gate, $g = 5/3$ and $p = 2$. (Assuming $\beta = 1$)
- $h = (C_{\text{self}} + C_{\text{load}}) / (C_{\text{gate}}) = (C_{\text{self}} + C_{\text{gate}}) / (C_{\text{gate}}) = (5+3)/3 = 8/3$
- To find R_{inv} –

$$R_{\text{inv}} = \frac{R_{\text{eq},n} + R_{\text{eq},p}}{2} = \frac{V_{\text{DD}}}{4 \ln 2} \left(\frac{1}{I_{\text{Dsat},n}} + \frac{1}{I_{\text{Dsat},p}} \right)$$

$$I_{\text{Dsat},n} = 0.5 * 0.025 * 0.00834 * \frac{0.84}{0.15} * (1.8 - 0.7)^2 * \frac{0.96}{0.96 + 1.8 - 0.7} = 0.317 \text{mA}$$


$$I_{\text{Dsat},p} = 0.5 * 0.009 * 0.00816 * \frac{1.68}{0.15} * (1.8 - 0.7)^2 * \frac{0.67}{0.67 + 1.8 - 0.7} = 0.188 \text{mA}$$

$$R_{\text{inv}} = \frac{1.8}{2.77} * (3155.68 + 5325.25) = 5.511 \text{k}\Omega$$


- $C_{\text{inv}} = 0.5 * (4+2) = 3 \text{fF}$
- $\text{Delay} = \ln 2 * R_{\text{inv}} * C_{\text{inv}} * (p+gh) = 0.693 * 5.511 * 10^3 * 3 * 10^{-15} * (2 + 40/9)$
 $\text{Delay} = 73852.06 * 10^{-15} \text{ s} = 73.852 \text{ ps}$

Part b)

- Xschem schematic used for the NOR gate –




- Circuit and spice code used –




- Before extracting the layout parasitics –

```
Reference value : 2.90650e-10
No. of Data Rows : 4020
thl          = 2.721173e-11 targ= 3.971173e-11 trig= 1.250000e-11
tlh          = 3.462915e-11 targ= 2.521292e-10 trig= 2.175000e-10
delay = 3.09204E-11
ngspice 16 ->
```

- Layout used in klayout –



- After passing DRC and LVS –



- The delay with the layout parasitics increases –

