

National Cheng Kung University

Department of Computer Science and Information Engineering Master's Thesis

Design and Performance Evaluation of Mobility Management in Wireless Sensor Networks

Student: Ting-Yu Hu

Advisor: Dr. Chao-Chun Chen

Dr. Chao-Chun Chen

Dr. Chao-Chun Chen

July 2012

Abstract

As the number of buses increase substantially in multi-core SoC designs, the bus

planning problem has become the dominant factor in determining the performance

and power consumption of SoC designs. To cope with the bus planning problem,

it is desirable to consider this issue in early floorplanning stage. Recently, bus-

driven floorplanning problem has attracted much attention in the literature. How-

ever, current algorithms adopt an over-simplified formulation ignoring the position

and orientation of the bus pins, the chip performance may be deteriorated. In this

paper, we propose the bus-driven floorplanning algorithm that fully considers the

impacts of the bus pins. By fully utilizing the position and orientation of the bus

pins, bus bendings are not restricted to occur at the modules on the bus, then it has

more flexibility during bus routing. With more flexibility on the bus shape, the size

of the solution space is increased and a better bus-driven floorplanning solution can

be obtained. Compared with the bus-driven floorplanner?, the experimental results

show that our algorithm performs better in runtime by $3.5\times$, success rate by $1.2\times$,

wirelength by $1.8\times$, and reduced the deadspace by $1.2\times$.

• Keywords: Floorplanning, Bus planning

iii

Acknowledgments

"我思故我在,我做故我存."

"I think, therefore I am. I do, that become valuable."

"別人笑我太瘋癲,我笑他人看不穿."

"People laugh at me for my insane, but I laugh them because they don't see the truth."

Table of Contents

Cover	i
Cover	ii
Document of oral presentation - Chinese	iii
Document of oral presentation - English	iv
Abstract	v
Abstract	vi
Acknowledgments	vii
Acknowledgments	viii
Table of Contents	ix
List of Tables	xii
List of Figures	xiii
Chapter 1. Introduction	1
1.1 Previous Works	4
1.2 Our Contributions	6
Chapter 2. Problem Formulation	9
Chanter 3. Constraints and Terminologies	11

Chapter 4. Algorithm	19
4.1 Modified Prim's Algorithm	21
4.2 Segment Creation	22
4.3 Bus Ordering and Coordinate Determination	23
4.3.1 Bus Ordering	23
4.3.2 Coordinate Determination	24
4.4 Wirelength Reduction	25
4.4.1 Overlap Minimization	25
4.4.2 Coordinate Adjustment	26
4.5 Layer Assignment	29
4.6 Orientation Determination and Deviation Minimization	30
4.6.1 Deviation Minimization with Lookup Table Method	30
4.6.2 Fast Deviation Update Based on Topology Comparison	32
4.7 Soft Module Adjustment	37
Chapter 5. Experimental results	56
5.1 Experiments on Regular Testcases for? and?	56
5.2 The Comparison Between? and This Work	58
5.3 The Comparison Between Modified? and This Work	59
5.4 Experiments on Larger Testcases for? and This Work	59
Chapter 6. Conclusions	68
Appendix	69
Appendix A. Appendix Chap. 1	70
A.1 Appendix First	70
A.2 Appendix Second	70
Appendix B. Appendix Chap. 2	71
B.1 Appendix First	71
B 2 Appendix Second	71

References 72

List of Tables

List of Figures

1.1	(a) One horizontal bus connects two bus pins. (b) Bus routing without considering the effect of the bus pin. (c) Bus twisting. (d) No bus twisting after flipping the bus pin.	2
1.2	(a) Simplified bus routing.(b) Bus routing considering the bus pin.(c) Bus routing with the diagonal connection between the modules.(d) Via-aware bus routing with the diagonal connection between modules.(e) Bus routing considering both vias and wirelength deviation.	8
	value.	
3.1	(a) Capacity constraint. (b) A routable solution under the capacity	
	constraint.	15
3.2	Vertical overlapping	16
3.3	Bus pin flipping.	17
3.4	The possible orientation directions.	18
4.1	Algorithm overview	19
4.2	(a) Minimum spanning tree. (b) The resulting routing tree	22
4.3	(a) Before adding segment. (b) After adding segment	38
4.4	(a) Bus ordering. (b) Bus crossing. (c) Ordering constraint graph	39
4.5	(a) Module moving. (b) Bus overlapping. (c) No bus overlapping	40
4.6	(a) Before wirelength reduction. (b) After wirelength reduction	41
4.7	(a) Reduction rule for horizontal bus components. (b) Reduction rule for vertical bus components	42
4.8	(a) Wirelength reduction rule. (b) Before wirelength reduction. (c) After wirelength reduction.	43
4.9	The original bus topology.	44
4.10	The rules for wirelength reduction.	45
4.11	Layer assignment.	46

4.12	Total possible bus shapes between any two modules	47
4.13	The bus patterns derived from the horizontal, vertical, and diagonal connections.	48
4.14	Determine the orientation and deviation for all bus pins and turning nodes	49
4.15	The reduced bus patterns.	50
4.16	The procedure of deviation determination and AD update	51
4.17	Determine the orientation and deviation for all bus pins and turning nodes	52
4.18	The difference between two algorithms.	53
4.19	All possible topologies in driver.	54
4.20	All possible topologies in load.	55
5.1	(a) Packing result of ami33-i. The buses are {13, 16, 18, 19, 21, 27, 30}, {0, 5, 6, 20, 25, 30, 32}, {14, 15, 16, 17, 24, 28, 32}. (b) Packing result of ami49-h. The buses are {7, 8, 9, 10, 11, 12, 41}, {29, 32, 41, 43, 44, 46, 47}, {0, 1, 2, 3, 4, 9, 46}	62
5.2	(a) Packing result of n100-c. The buses are {0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 5, 15, 25, 35}, {1, 11, 21, 31, 41, 51, 61, 71, 81, 91, 6, 16, 26, 36}, {2, 12, 22, 32, 42, 52, 62, 72, 82, 92, 7, 17, 27, 37}, {3, 13, 23, 33, 43, 53, 63, 73, 83, 93, 8, 18, 28, 38}, {4, 14, 24, 34, 44, 54, 64, 74, 84, 94, 9, 19, 29, 39}. (b) Packing result of n100-f. The buses are {0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 5, 15, 25, 35, 45, 55, 65, 75, 85, 95}, {1, 11, 21, 31, 41, 51, 61, 71, 81, 91, 6, 16, 26, 36, 46, 56, 66, 76, 86, 96}, {2, 12, 22, 32, 42, 52, 62, 72, 82, 92, 7, 17, 27, 37, 47, 57, 67, 77, 87, 97}, {3, 13, 23, 33, 43, 53, 63, 73, 83, 93, 8, 18, 28, 38, 48, 58, 68, 78, 88, 98}, {4, 14, 24, 34, 44, 54,	
	64, 74, 84, 94, 9, 19, 29, 39, 49, 59, 69, 79, 89, 99}	67

References