國立成功大學資訊工程學系項士論文

無線感測網路下的位置管理策略設計與效能評估

Design and Performance Evaluation of Mobility Management in Wireless Sensor Networks

學 生: 胡庭瑜

指 導 老 師 : 陳朝鈞教授

陳朝鈞教授

陳朝鈞教授

中華民國一〇一年七月

National Cheng Kung University

Department of Computer Science and Information Engineering Master's Thesis

Design and Performance Evaluation of Mobility Management in Wireless Sensor Networks

Student: Ting-Yu Hu

Advisor: Dr. Chao-Chun Chen

Dr. Chao-Chun Chen

Dr. Chao-Chun Chen

July 2012

國立成功大學 碩士論文

考慮匯流排腳位效應之匯流排導向平面佈局 Bus-Pin-Aware Bus-Driven Floorplanning

研究生:吳柏勳

本論文業經審查及口試合格特此證明

論文考試委員:

阿蒙勒和彭林克斯英超

指導教授:(河了)多

系(所)主管: 蒙多了

中華民國99年7月28日

Bus-Pin-Aware Bus-Driven Floorplanning

by Po-Hsun Wu

A Thesis Submitted to the Graduate Division in Partial Fulfillment of the Requirements for the Degree of Master of Science in Institute of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.

July, 2010

Approved by:

Ho, Truf-11 Jai-Ming Lin
Tim Un-Pa Jig St

Advisor: Ho Tong-Ti
Chairman: Sty John

Bus-Pin-Aware Bus-Driven Floorplanning

Student: Po-Hsun Wu

Advisor: Dr. Tsung-Yi Ho

Department of Computer Science and Information Engineering National Cheng Kung University

Tainan, Taiwan, R.O.C.

Abstract

As the number of buses increase substantially in multi-core SoC designs, the bus

planning problem has become the dominant factor in determining the performance

and power consumption of SoC designs. To cope with the bus planning problem, it

is desirable to consider this issue in early floorplanning stage. Recently, bus-driven

floorplanning problem has attracted much attention in the literature. However, cur-

rent algorithms adopt an over-simplified formulation ignoring the position and ori-

entation of the bus pins, the chip performance may be deteriorated. In this paper,

we propose the bus-driven floorplanning algorithm that fully considers the impacts

of the bus pins. By fully utilizing the position and orientation of the bus pins, bus

bendings are not restricted to occur at the modules on the bus, then it has more flex-

ibility during bus routing. With more flexibility on the bus shape, the size of the

solution space is increased and a better bus-driven floorplanning solution can be

obtained. Compared with the bus-driven floorplanner [?], the experimental results

show that our algorithm performs better in runtime by $3.5\times$, success rate by $1.2\times$,

wirelength by $1.8\times$, and reduced the deadspace by $1.2\times$.

• **Keywords:** Floorplanning; Bus planning

V

Table of Contents

Cover	i
Cover	ii
Document of oral presentation - Chinese	iii
Document of oral presentation - English	iv
Abstract	v
Table of Contents	vi
List of Tables	vii
List of Figures	viii

List of Tables



List of Figures

