



TABLE OF CONTENTS

Chapter 1. Overview	
1.1. What is a CUDA Binary?	1
1.2. Differences between cuobjdump and nvdisasm	1
Chapter 2. cuobjdump	3
2.1. Usage	3
2.2. Command-line Options	6
Chapter 3. nvdisasm	8
3.1. Usage	8
3.2. Command-line Options	11
Chapter 4. Instruction Set Reference	14
4.1. Fermi Instruction Set	14
4.2. Kepler Instruction Set	17
4.3. Maxwell and Pascal Instruction Set	21
4.4. Volta Instruction Set	25
4.5. Turing Instruction Set	29
Chapter 5. nvprune	35
5.1. Usage	35
5.2. Command-line Options	

LIST OF FIGURES

rigule 1 Control flow Graph	Figure 1	Control Flow Graph
-----------------------------	----------	--------------------

LIST OF TABLES

Table 1	Comparison of cuobjdump and nvdisasm	1
Table 2	cuobjdump Command-line Options	6
Table 3	nvdisasm Command-line Options	12
Table 4	Fermi Instruction Set	14
Table 5	Kepler Instruction Set	18
Table 6	Maxwell and Pascal Instruction Set	21
Table 7	Volta Instruction Set	25
Table 8	Turing Instruction Set	29
Table 9	nyprune Command-line Options	36

Chapter 1. OVERVIEW

This document introduces **cuobjdump**, **nvdisasm**, and **nvprune**, three CUDA binary tools for Linux(x86 and ARM), Windows, Mac OS and Android.

1.1. What is a CUDA Binary?

A CUDA binary (also referred to as cubin) file is an ELF-formatted file which consists of CUDA executable code sections as well as other sections containing symbols, relocators, debug info, etc. By default, the CUDA compiler driver **nvcc** embeds cubin files into the host executable file. But they can also be generated separately by using the "-cubin" option of **nvcc**. cubin files are loaded at run time by the CUDA driver API.



For more details on cubin files or the CUDA compilation trajectory, refer to NVIDIA CUDA Compiler Driver NVCC.

1.2. Differences between cuobjdump and nvdisasm

CUDA provides two binary utilities for examining and disassembling cubin files and host executables: **cuobjdump** and **nvdisasm**. Basically, **cuobjdump** accepts both cubin files and host binaries while **nvdisasm** only accepts cubin files; but **nvdisasm** provides richer output options.

Here's a quick comparison of the two tools:

Table 1 Comparison of cuobjdump and nvdisasm

	cuobjdump	nvdisasm
Disassemble cubin	Yes	Yes

	cuobjdump	nvdisasm
Extract ptx and extract and disassemble cubin from the following input files:	Yes	No
► Host binaries		
 Executables Object files Static libraries External fatbinary files 		
Control flow analysis and output	No	Yes
Advanced display options	No	Yes

Chapter 2. CUOBJDUMP

cuobjdump extracts information from CUDA binary files (both standalone and those embedded in host binaries) and presents them in human readable format. The output of **cuobjdump** includes CUDA assembly code for each kernel, CUDA ELF section headers, string tables, relocators and other CUDA specific sections. It also extracts embedded ptx text from host binaries.

For a list of CUDA assembly instruction set of each GPU architecture, see Instruction Set Reference.

2.1. Usage

cuobjdump accepts a single input file each time it's run. The basic usage is as following:

```
cuobjdump [options] <file>
```

To disassemble a standalone cubin or cubins embedded in a host executable and show CUDA assembly of the kernels, use the following command:

```
cuobjdump -sass <input file>
```

To dump cuda elf sections in human readable format from a cubin file, use the following command:

```
cuobjdump -elf <cubin file>
```

To extract ptx text from a host binary, use the following command:

```
cuobjdump -ptx <host binary>
```

Here's a sample output of **cuobjdump**:

```
$ cuobjdump a.out -ptx -sass
Fatbin elf code:
______
arch = sm 20
code version = [1,7]
producer = cuda
host = linux
compile size = 64bit
identifier = add.cu
       code for sm 20
       Function : _Z3addPiS_S
                                                /* 0x800000000001de7 */
       /*0058*/
                       EXIT;
                Fatbin ptx code:
______
arch = sm 20
code version = [4,0]
producer = cuda
host = linux
compile size = 64bit
compressed
identifier = add.cu
.version 4.0
.target sm 20
.address size 64
.visible .entry _Z3addPiS_S_(
.param .u64 _Z3addPiS_S_param_0,
.param .u64 _Z3addPiS_S_param_1,
.param .u64 _Z3addPiS_S_param_2
.reg .s32 %r<4>;
.reg .s64 %rd<7>;
ld.param.u64 %rd1, [ Z3addPiS S param 0];
ld.param.u64 %rd2, [_Z3addPiS_S__param_1];
ld.param.u64 %rd3, [_Z3addPiS_S__param_2];
cvta.to.global.u64 %rd4, %rd3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd6, %rd1;
ldu.global.u32 %r1, [%rd6];
ldu.global.u32 %r2, [%rd5];
add.s32 %r3, %r2, %r1;
st.global.u32 [%rd4], %r3;
ret;
```

As shown in the output, the a.out host binary contains cubin and ptx code for sm_20.

To list cubin files in the host binary use **-lelf** option:

```
$ cuobjdump a.out -lelf

ELF file 1: add_new.sm_20.cubin

ELF file 2: add_new.sm_30.cubin

ELF file 3: add_old.sm_20.cubin

ELF file 4: add_old.sm_30.cubin
```

To extract all the cubins as files from the host binary use **-xelf all** option:

```
$ cuobjdump a.out -xelf all
Extracting ELF file 1: add_new.sm_20.cubin
Extracting ELF file 2: add_new.sm_30.cubin
Extracting ELF file 3: add_old.sm_20.cubin
Extracting ELF file 4: add_old.sm_30.cubin
```

To extract the cubin named add new.sm 30.cubin:

```
$ cuobjdump a.out -xelf add_new.sm_30.cubin
Extracting ELF file 1: add_old.sm_20.cubin
```

To extract only the cubins containing **_old** in their names:

```
$ cuobjdump a.out -xelf _old
Extracting ELF file 1: add_old.sm_20.cubin
Extracting ELF file 2: add_old.sm_30.cubin
```

You can pass any substring to **-xelf** and **-xptx** options. Only the files having the substring in the name will be extracted from the input binary.

To dump common and per function resource usage information:

```
Resource usage:
Common:
GLOBAL:110 CONSTANT[2]:296 CONSTANT[14]:16
Function calculate:
REG:7 STACK:400 SHARED:0 LOCAL:0 CONSTANT[0]:328 TEXTURE:0 SURFACE:0 SAMPLER:0
Function mysurf_func:
REG:18 STACK:0 SHARED:0 LOCAL:0 CONSTANT[0]:444 TEXTURE:0 SURFACE:1 SAMPLER:0
Function mytexsampler_func:
REG:42 STACK:0 SHARED:0 LOCAL:0 CONSTANT[0]:472 TEXTURE:4 SURFACE:0 SAMPLER:1
Function mysharedfunc:
REG:30 STACK:0 SHARED:20 LOCAL:0 CONSTANT[0]:192 CONSTANT[16]:440 TEXTURE:0
SURFACE:0 SAMPLER:0
```

Note that value for REG, TEXTURE, SURFACE and SAMPLER denotes the count and for other resources it denotes no. of byte(s) used.

2.2. Command-line Options

Table 2 contains supported command-line options of **cuobjdump**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 2 cuobjdump Command-line Options

Option (long)	Option (short)	Description
all-fatbin	-all	Dump all fatbin sections. By default will only dump contents of executable fatbin (if exists), else relocatable fatbin if no executable fatbin.
dump-elf	-elf	Dump ELF Object sections.
dump-elf-symbols	-symbols	Dump ELF symbol names.
dump-ptx	-ptx	Dump PTX for all listed device functions.
dump-sass	-sass	Dump CUDA assembly for a single cubin file or all cubin files embedded in the binary.
dump-resource-usage	-res- usage	Dump resource usage for each ELF. Useful in getting all the resource usage information at one place.
extract-elf <partial file="" name="">,</partial>	-xelf	Extract ELF file(s) name containing <partial file="" name=""> and save as file(s). Use 'all' to extract all files. To get the list of ELF files use -lelf option. Works with host executable/object/library and external fatbin. All 'dump' and 'list' options are ignored with this option.</partial>
extract-ptx <partial file="" name="">,</partial>	-xptx	Extract PTX file(s) name containing <partial file="" name=""> and save as file(s). Use 'all' to extract all files. To get the list of PTX files use -lptx option. Works with host executable/object/library and external fatbin. All 'dump' and 'list' options are ignored with this option.</partial>
function <function name="">,</function>	-fun	Specify names of device functions whose fat binary structures must be dumped.
function-index <function index="">,</function>	-findex	Specify symbol table index of the function whose fat binary structures must be dumped.
gpu-architecture <gpu architecture name></gpu 	-arch	Specify GPU Architecture for which information should be dumped. Allowed values for this option: 'sm_20','sm_21','sm_30','sm_32', 'sm_35','sm_37','sm_50','sm_52','sm_53','sm_60','sm_61','sm_62','sm_70','sm_72','sm_75'.
help	-h	Print this help information on this tool.
list-elf	-lelf	List all the ELF files available in the fatbin. Works with host executable/object/library and external fatbin. All other options are ignored with this flag. This can be used to select particular ELF with -xelf option later.

Option (long)	Option (short)	Description
list-ptx	-lptx	List all the PTX files available in the fatbin. Works with host executable/object/library and external fatbin. All other options are ignored with this flag. This can be used to select particular PTX with -xptx option later.
options-file <file>,</file>	-optf	Include command line options from specified file.
sort-functions	-sort	Sort functions when dumping sass.
version	-v	Print version information on this tool.

Chapter 3. NVDISASM

nvdisasm extracts information from standalone cubin files and presents them in human readable format. The output of nvdisasm includes CUDA assembly code for each kernel, listing of ELF data sections and other CUDA specific sections. Output style and options are controlled through nvdisasm command-line options. nvdisasm also does control flow analysis to annotate jump/branch targets and makes the output easier to read.



nvdisasm requires complete relocation information to do control flow analysis. If this information is missing from the CUDA binary, either use the nvdisasm option "-ndf" to turn off control flow analysis, or use the ptxas and nvlink option "-preserve-relocs" to re-generate the cubin file.

For a list of CUDA assembly instruction set of each GPU architecture, see Instruction Set Reference.

3.1. Usage

nvdisasm accepts a single input file each time it's run. The basic usage is as following:

nvdisasm [options] <input cubin file>

To get the control flow graph of a kernel, use the following:

nvdisasm -cfg <input cubin file>

Here's a sample output of **nvdisasm**:

```
.headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS
EF CUDA SM30 EF CUDA PTX SM(EF CUDA SM30) "
//----..nv.info
      .section .nv.info,"",@"SHT_CUDA_INFO "
       .align 4
//-----.Z4addXPii
       .section .text._Z4addXPii,"ax",@progbits
.sectioninfo @"SHI_REGISTERS=11 "
.align 4
.global _Z4addXPii
                       _Z4addXPii,@function
       .type
                      _Z4addXPii,(.L_19 - _Z4addXPii)
       .size
                      _Z4addXPii,@"STO_CUDA_ENTRY STV DEFAULT "
       .other
Z4addXPii:
.text. Z4addXPii:
       /*0008*/
                               MOV R1, c[0x0][0x44];
       /*0010*/
                               ISUB R1, R1, 0x8;
       /*0018*/
                               MOV R0, c[0x0][0x148];
       /*0020*/
                               IADD R6.CC, R1, c[0x0][0x24];
                               ISETP.LT.AND PO, PT, RO, 0x1, PT;
       /*0028*/
       /*0030*/
                              MOV R8, c[0x0][0x140];
       /*0038*/
                              MOV R9, c[0x0][0x144];
                              IADD.X R7, RZ, RZ;
ISUB R10, R6, c[0x0][0x24];
       /*0048*/
       /*0050*/
                          @PO BRA `(.L_2);
       /*0058*/
                               LD.E RO, [R8];
       /*0060*/
                               MOV R2, RZ;
       /*0068*/
       /*0070*/
                               NOP;
       /*0078*/
                               NOP;
.L 3:
       /*0088*/
                               IADD R2, R2, 0x1;
       /*0090*/
                              MOV R3, R0;
       /*0098*/
                              IADD R0, R0, 0x1;
ISETP.LT.AND P0, PT, R2, c[0x0][0x148], PT;
                        ISETP.LT.AND
@PO BRA `(.L_3);
       /*00a0*/
       /*00a8*/
                               IADD R0, R3, 0x1;
       /*00b0*/
       /*00b8*/
                               ST.E [R8], R0;
.L 2:
       /*00c8*/
                               S2R R0, SR TID.X;
       /*00d0*/
                               ISETP.NE.AND PO, PT, RO, RZ, PT;
       /*00d8*/
                          @PO EXIT ;
       /*00e0*/
                               LD.E RO, [R8];
                               MOV R4, c[0x0][0xf0];
MOV R5, c[0x0][0xf4];
       /*00e8*/
       /*00f0*/
       /*00f8*/
                               STL [R10], R0;
       /*0108*/
                               JCAL `(vprintf);
       /*0110*/
                               EXIT ;
.L_4:
       /*0118*/
                               BRA `(.L_4);
.L 19:
//---- SYMBOLS -----
       .type vprintf,@function
```

nvdisasm is capable of generating control flow of CUDA assembly in the format of DOT graph description language. The output of the control flow from nvdisasm can be directly imported to a DOT graph visualization tool such as Graphviz.



This feature is only supported on cubins generated for Compute Capability 3.0 and later.

Here's how you can generate a PNG image (cfg.png) of the control flow of the above cubin (a.cubin) with nvdisasm and Graphviz:

```
nvdisasm -cfg a.cubin | dot -ocfg.png -Tpng
```

Here's the generated graph:

```
.global _Z4addXPii
.type _Z4addXPii,@function
.size _Z4addXPii,(.L_19 -____
                                       Z4addXPii)
                              _Z4addXPii,<no object>
          .other
     Z4addXPii:
   MOV R8, c[0x0][0x140];

MOV R9, c[0x0][0x144];

IADD.X R7, R2, R2;

ISUB R10, R6, c[0x0][0x24];
   @PO BRA `(.L_2);
   LD.E RO, [R8];
   MOV R2, RZ;
   NOP:
   NOP;
IADD R2, R2, 0x1;
MOV R3, R0;
IADD RO, RO, Ox1;
ISETP.LT.AND PO, PT, R2, c[0x0][0x148], PT;
IADD RO, R3, Ox1;
ST.E [R8], RO;
              s2R RO, SR_TID.X;
              ISETP.NE.AND PO, PT, RO, RZ, PT;
              @PO EXIT ;
              LD.E RO, [R8];
              MOV R4, c[0x0][0xf0];
MOV R5, c[0x0][0xf4];
              STL [R10], RO;
              JCAL `(vprintf);
              EXIT ;
```

Figure 1 Control Flow Graph

nvdisasm is capable of showing the register (CC, general and predicate) liveness
range information. For each line of CUDA assembly, nvdisasm displays whether a
given device register was assigned, accessed, live or re-assigned. It also shows the total

number of registers used. This is useful if the user is interested in the life range of any particular register, or register usage in general.



This feature is only supported on cubins generated for Compute Capability 3.0 and later.

Here's a sample output (left columns are omitted):

```
PRED
                                                                                                                                                       0000000000
                                                                                                                                                  # 0123456789
 _main10acosParams
 main10acosParams,@function
 main10acosParams,(.L 17 - _29acos_main10acosPa
_main10acosParams,@"STO_CUDA_ENTRY_STV_DEFAULT"
                                                         _Z9acos_main10acosParams)
        MOV R1, c[0x0][0x44];
S2R R0, SR_CTAID.X;
                                                                                                                                                  2 ^:
3 :: ^
        S2R R0, SR_CTAID.X;

S2R R3, SR_TID.X;

IMAD R3, R0, c[0x0][0x28], R3;

MOV R0, c[0x0][0x28];

ISETP.GE.AND P0, PT, R3, c[0x0][0x150], PT;

IMUL R0, R0, c[0x0][0x34];
                                                                                                                                                  3 v: x
3 ^: :
                                                                                                                                                  3 :: v
                                                                                                                                                                               11 ^
                                                                                                                                                                               11:
                                                                                                                                                   3 x::
        MOV32I R8, 0x4;
MOV32I R9, 0x3c94d2e9;
                                                                                                                                                  4 :: :
                                                                                                                                                   5 :: :
        NOP:
                                                                                                                                                  5 :: :
                                                                                                                                                                        ::
         NOP;
                                                                                                                                                   5 :: :
                                                                                                                                                  5 :: :
                                                                                                                                                                        ::
v:
                                                                                                                                                 6 :: v ^ v:
7 :: v :^v:
8 ::^: vv::
        IMAD R6.CC, R3, R8, c[0x0][0x140];
IMAD.HI.X R7, R3, R8, c[0x0][0x144];
        LD.E R2, [R6];
FADD.FTZ R4, -|R2|, 1;
FSETP.GT.FTZ.AND P0, PT, |R2|, c[0x2][0x0], PT;
                                                                                                                             FMUL.FTZ R4, R4, 0.5;
F2F.FTZ.F32.F32 R5, |R2|;
FYERE TY. F32.F32 R5, |R2|;

MUFU.RSQ R4, R4;

GPO MUFU.RSQ R4, R4;

FMUL.FTZ R4, R5, R5;

IMAD R6.CC, R3, R8, c[0x0][0x148];

FFMA.FTZ R7, R4, c[0x2][0x4], R9;

FFMA.FTZ R7, R7, R4, c[0x2][0xc];

FFMA.FTZ R7, R7, R4, c[0x2][0xc];

FFMA.FTZ R7, R7, R4, c[0x2][0x10];

FMUL.FTZ R4, R7, R4,

IMAD.HI.X R7, R3, R8, c[0x0][0x14c];

FFMA.FTZ R4, R4, R5, R5;

IADD R3, R3, R0;

FADD32I.FTZ R5, -R4, 1.5707963705062866211;

GPO FADD.FTZ R5, R4, R4;

ISETP.LT.AND P0, PT, R3, c[0x0][0x150], PT;

FADD32I.FTZ R4, -R5, 3.1415927410125732422;

FCMP.LT.FTZ R2, R4, R5, R2;

ST.E [R6], R2;
                                                                                                                                       : | 10 ::::v::x::
                                                                                                                               | 1 : | 10 ::::v::x::
                                                                                                                              | 1 : | 10 ::::v::x::
                                                                                                                              | 1 : | 10 ::::x::v::
| 1 v | 10 :::v:::^v:
                                                                                                                                   | 10 ::x:vv:::: | 1 :
ST.E [R6], R2;
@P0 BRA `(.L 1);
                                                                                                                                             | 8 ::v: vv::
                                                                                                                                              1 5 :: :
        MOV RZ, RZ;
        EXIT:
        BRA `(.L 2);
                                                                                                                        // // Legend:
// ^ : Register assignment
// v : Register usage
// x : Register usage and reassignment
// : : Register in use
                                                                                                                                       <space> : Register not in use
                                                                                                                                               : Number of occupied registers
```

3.2. Command-line Options

Table 3 contains the supported command-line options of **nvdisasm**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 3 nvdisasm Command-line Options

Option (long)	Option (short)	Description
base-address <value></value>	-base	Specify the logical base address of the image to disassemble. This option is only valid when disassembling a raw instruction binary (see option ' binary'), and is ignored when disassembling an Elf file. Default value: 0.
binary <smxy></smxy>	-b	When this option is specified, the input file is assumed to contain a raw instruction binary, that is, a sequence of binary instruction encodings as they occur in instruction memory. The value of this option must be the asserted architecture of the raw binary. Allowed values for this option: 'SM20', 'SM21', 'SM30', 'SM32', 'SM35', 'SM37', 'SM50', 'SM52', 'SM53', 'SM60', 'SM61', 'SM62', 'SM70', 'SM72', 'SM75'.
cuda-function-index <symbol index="">,</symbol>	-fun	Restrict the output to the CUDA functions represented by symbols with the given indices. The CUDA function for a given symbol is the enclosing section. This only restricts executable sections; all other sections will still be printed
help	-h	Print this help information on this tool.
life-range-mode	-1rm	This option implies option 'print-life-ranges', and determines how register live range info should be printed. 'count': Not at all, leaving only the # column (number of live registers); 'wide': Columns spaced out for readability (default); 'narrow': A one-character column for each register, economizing on table width Allowed values for this option: 'count', 'narrow', 'wide'.
no-dataflow	-ndf	Disable dataflow analyzer after disassembly. Dataflow analysis is normally enabled to perform branch stack analysis and annotate all instructions that jump via the GPU branch stack with inferred branch target labels. However, it may occasionally fail when certain restrictions on the input nvelf/cubin are not met.
no-vliw	-novliw	Conventional mode; disassemble paired instructions in normal syntax, instead of VLIW syntax.
options-file <file>,</file>	-optf	Include command line options from specified file.
output-control-flow- graph	-cfg	When specified, output the control flow graph in a format consumable by graphviz tools (such as dot).
print-code	-с	Only print code sections.
print-instruction- encoding	-hex	When specified, print the encoding bytes after each disassembled operation.
print-life-ranges	-plr	Print register life range information in a trailing column in the produced disassembly.
print-line-info	-g	Annotate disassembly with source line information obtained from .debug_line section, if present.

Option (long)	Option (short)	Description
print-raw	-raw	Print the disassembly without any attempt to beautify it.
separate-functions	-sf	Separate the code corresponding with function symbols by some new lines to let them stand out in the printed disassembly.
version	-v	Print version information on this tool.

Chapter 4. INSTRUCTION SET REFERENCE

This is an instruction set reference for NVIDIA® GPU architectures Fermi, Kepler, Maxwell, Pascal, Volta and Turing.

4.1. Fermi Instruction Set

The Fermi architecture (Compute Capability 2.x) has the following instruction set format:

(instruction) (destination) (source1), (source2) ...

Valid destination and source locations include:

- RX for registers
- SRX for special system-controlled register
- ▶ PX for condition register
- ► c[X][Y] for constant memory

Table 4 lists valid instructions for the Fermi GPUs.

Table 4 Fermi Instruction Set

Opcode	Description	
Floating Point Instructions		
FFMA	FP32 Fused Multiply Add	
FADD	FP32 Add	
FCMP	FP32 Compare	
FMUL	FP32 Multiply	
FMNMX	FP32 Minimum/Maximum	
FSWZ	FP32 Swizzle	
FSET	FP32 Set	
FSETP	FP32 Set Predicate	

Opcode	Description
RRO	FP Range Reduction Operator
MUFU	FP Multi-Function Operator
DFMA	FP64 Fused Multiply Add
DADD	FP64 Add
DMUL	FP64 Multiply
DMNMX	FP64 Minimum/Maximum
DSET	FP64 Set
DSETP	FP64 Set Predicate
Integer Instructions	
IMAD	Integer Multiply Add
IMUL	Integer Multiply
IADD	Integer Add
ISCADD	Integer Scaled Add
ISAD	Integer Sum Of Abs Diff
IMNMX	Integer Minimum/Maximum
BFE	Integer Bit Field Extract
BFI	Integer Bit Field Insert
SHR	Integer Shift Right
SHL	Integer Shift Left
LOP	Integer Logic Op
FLO	Integer Find Leading One
ISET	Integer Set
ISETP	Integer Set Predicate
ICMP	Integer Compare and Select
POPC	Population Count
Conversion Instructions	
F2F	Float to Float
F2I	Float to Integer
I2F	Integer to Float
121	Integer to Integer
Movement Instructions	
MOV	Move
SEL	Conditional Select/Move
PRMT	Permute
Predicate/CC Instructions	

Opcode	Description
P2R	Predicate to Register
R2P	Register to Predicate
CSET	CC Set
CSETP	CC Set Predicate
PSET	Predicate Set
PSETP	Predicate Set Predicate
Texture Instructions	
TEX	Texture Fetch
TLD	Texture Load
TLD4	Texture Load 4 Texels
TXQ	Texture Query
Compute Load/Store Instructio	ns
LDC	Load from Constant
LD	Load from Memory
LDU	Load Uniform
LDL	Load from Local Memory
LDS	Load from Shared Memory
LDLK	Load and Lock
LDSLK	Load from Shared Memory and Lock
LD_LDU	LD_LDU is a combination of a generic load LD with a load uniform LDU
LDS_LDU	LDS_LDU is combination of a Shared window load LDS with a load uniform LDU.
ST	Store to Memory
STL	Store to Local Memory
STUL	Store and Unlock
STS	Store to Shared Memory
STSUL	Store to Shared Memory and Unlock
ATOM	Atomic Memory Operation
RED	Atomic Memory Reduction Operation
CCTL	Cache Control
CCTLL	Cache Control (Local)
MEMBAR	Memory Barrier
Surface Memory Instructions	
SULD	Surface Load
SULEA	Surface Load Effective Address

Opcode	Description
SUST	Surface Store
SURED	Surface Reduction
SUQ	Surface Query
Control Instructions	
BRA	Branch to Relative Address
BRX	Branch to Relative Indexed Address
JMP	Jump to Absolute Address
JMX	Jump to Absolute Indexed Address
CAL	Call to Relative Address
JCAL	Call to Absolute Address
RET	Return from Call
BRK	Break from Loop
CONT	Continue in Loop
LONGJMP	Long Jump
SSY	Set Sync Relative Address
PBK	Pre-Break Relative Address
PCNT	Pre-Continue Relative Address
PRET	Pre-Return Relative Address
PLONGJMP	Pre-Long-Jump Relative Address
BPT	Breakpoint/Trap
EXIT	Exit Program
Miscellaneous Instructions	
NOP	No Operation
S2R	Special Register to Register
B2R	Barrier to Register
LEPC	Load Effective PC
BAR	Barrier Synchronization
VOTE	Query condition across threads

4.2. Kepler Instruction Set

The Kepler architecture (Compute Capability 3.x) has the following instruction set format:

```
(instruction) (destination) (source1), (source2) ...
```

Valid destination and source locations include:

- ► RX for registers
- ► SRX for special system-controlled registers
- ► PX for condition registers
- ► c[X][Y] for constant memory

Table 5 lists valid instructions for the Kepler GPUs.

Table 5 Kepler Instruction Set

Opcode	Description
Floating Point Instructions	
FFMA	FP32 Fused Multiply Add
FADD	FP32 Add
FCMP	FP32 Compare
FMUL	FP32 Multiply
FMNMX	FP32 Minimum/Maximum
FSWZ	FP32 Swizzle
FSET	FP32 Set
FSETP	FP32 Set Predicate
FCHK	FP32 Division Test
RRO	FP Range Reduction Operator
MUFU	FP Multi-Function Operator
DFMA	FP64 Fused Multiply Add
DADD	FP64 Add
DMUL	FP64 Multiply
DMNMX	FP64 Minimum/Maximum
DSET	FP64 Set
DSETP	FP64 Set Predicate
Integer Instructions	
IMAD	Integer Multiply Add
IMADSP	Integer Extract Multiply Add
IMUL	Integer Multiply
IADD	Integer Add
ISCADD	Integer Scaled Add
ISAD	Integer Sum Of Abs Diff
IMNMX	Integer Minimum/Maximum
BFE	Integer Bit Field Extract
BFI	Integer Bit Field Insert

Opcode	Description
SHR	Integer Shift Right
SHL	Integer Shift Left
SHF	Integer Funnel Shift
LOP	Integer Logic Op
FLO	Integer Find Leading One
ISET	Integer Set
ISETP	Integer Set Predicate
ICMP	Integer Compare and Select
POPC	Population Count
Conversion Instructions	
F2F	Float to Float
F2I	Float to Integer
12F	Integer to Float
121	Integer to Integer
Movement Instructions	
MOV	Move
SEL	Conditional Select/Move
PRMT	Permute
SHFL	Warp Shuffle
Predicate/CC Instructions	
P2R	Predicate to Register
R2P	Register to Predicate
CSET	CC Set
CSETP	CC Set Predicate
PSET	Predicate Set
PSETP	Predicate Set Predicate
Texture Instructions	
TEX	Texture Fetch
TLD	Texture Load
TLD4	Texture Load 4 Texels
TXQ	Texture Query
Compute Load/Store Instructions	
LDC	Load from Constant
LD	Load from Memory
LDG	Non-coherent Global Memory Load

Opcode	Description
LDL	Load from Local Memory
LDS	Load from Shared Memory
LDSLK	Load from Shared Memory and Lock
ST	Store to Memory
STL	Store to Local Memory
STS	Store to Shared Memory
STSCUL	Store to Shared Memory Conditionally and Unlock
ATOM	Atomic Memory Operation
RED	Atomic Memory Reduction Operation
CCTL	Cache Control
CCTLL	Cache Control (Local)
MEMBAR	Memory Barrier
Surface Memory Instructions	
SUCLAMP	Surface Clamp
SUBFM	Surface Bit Field Merge
SUEAU	Surface Effective Address
SULDGA	Surface Load Generic Address
SUSTGA	Surface Store Generic Address
Control Instructions	
BRA	Branch to Relative Address
BRX	Branch to Relative Indexed Address
JMP	Jump to Absolute Address
JMX	Jump to Absolute Indexed Address
CAL	Call to Relative Address
JCAL	Call to Absolute Address
RET	Return from Call
BRK	Break from Loop
CONT	Continue in Loop
SSY	Set Sync Relative Address
РВК	Pre-Break Relative Address
PCNT	Pre-Continue Relative Address
PRET	Pre-Return Relative Address
BPT	Breakpoint/Trap
EXIT	Exit Program
Miscellaneous Instructions	

Opcode	Description
NOP	No Operation
S2R	Special Register to Register
B2R	Barrier to Register
BAR	Barrier Synchronization
VOTE	Query condition across threads

4.3. Maxwell and Pascal Instruction Set

The Maxwell (Compute Capability 5.x) and the Pascal (Compute Capability 6.x) architectures have the following instruction set format:

```
(instruction) (destination) (source1), (source2) ...
```

Valid destination and source locations include:

- RX for registers
- ► SRX for special system-controlled registers
- PX for condition registers
- c[X][Y] for constant memory

Table 6 lists valid instructions for the Maxwell and Pascal GPUs.

Table 6 Maxwell and Pascal Instruction Set

Opcode	Description	
Floating Point Instructions	Floating Point Instructions	
FADD	FP32 Add	
FCHK	Single Precision FP Divide Range Check	
FCMP	FP32 Compare to Zero and Select Source	
FFMA	FP32 Fused Multiply and Add	
FMNMX	FP32 Minimum/Maximum	
FMUL	FP32 Multiply	
FSET	FP32 Compare And Set	
FSETP	FP32 Compare And Set Predicate	
FSWZADD	FP32 Add used for FSWZ emulation	
MUFU	Multi Function Operation	
RRO	Range Reduction Operator FP	
DADD	FP64 Add	
DFMA	FP64 Fused Mutiply Add	
DMNMX	FP64 Minimum/Maximum	

Opcode	Description
DMUL	FP64 Multiply
DSET	FP64 Compare And Set
DSETP	FP64 Compare And Set Predicate
HADD2	FP16 Add
HFMA2	FP16 Fused Mutiply Add
HMUL2	FP16 Multiply
HSET2	FP16 Compare And Set
HSETP2	FP16 Compare And Set Predicate
Integer Instructions	
BFE	Bit Field Extract
BFI	Bit Field Insert
FLO	Find Leading One
IADD	Integer Addition
IADD3	3-input Integer Addition
ICMP	Integer Compare to Zero and Select Source
IMAD	Integer Multiply And Add
IMADSP	Extracted Integer Multiply And Add.
IMNMX	Integer Minimum/Maximum
IMUL	Integer Multiply
ISCADD	Scaled Integer Addition
ISET	Integer Compare And Set
ISETP	Integer Compare And Set Predicate
LEA	Compute Effective Address
LOP	Logic Operation
LOP3	3-input Logic Operation
POPC	Population count
SHF	Funnel Shift
SHL	Shift Left
SHR	Shift Right
XMAD	Integer Short Multiply Add
Conversion Instructions	
F2F	Floating Point To Floating Point Conversion
F2I	Floating Point To Integer Conversion
12F	Integer To Floating Point Conversion
121	Integer To Integer Conversion

Opcode	Description
Movement Instructions	
MOV	Move
PRMT	Permute Register Pair
SEL	Select Source with Predicate
SHFL	Warp Wide Register Shuffle
Predicate/CC Instructions	
CSET	Test Condition Code And Set
CSETP	Test Condition Code and Set Predicate
PSET	Combine Predicates and Set
PSETP	Combine Predicates and Set Predicate
P2R	Move Predicate Register To Register
R2P	Move Register To Predicate/CC Register
Texture Instructions	
TEX	Texture Fetch
TLD	Texture Load
TLD4	Texture Load 4
TXQ	Texture Query
TEXS	Texture Fetch with scalar/non-vec4 source/destinations
TLD4S	Texture Load 4 with scalar/non-vec4 source/destinations
TLDS	Texture Load with scalar/non-vec4 source/destinations
Compute Load/Store Instructions	
LD	Load from generic Memory
LDC	Load Constant
LDG	Load from Global Memory
LDL	Load within Local Memory Window
LDS	Local within Shared Memory Window
ST	Store to generic Memory
STG	Store to global Memory
STL	Store within Local or Shared Window
STS	Store within Local or Shared Window
ATOM	Atomic Operation on generic Memory
ATOMS	Atomic Operation on Shared Memory
RED	Reduction Operation on generic Memory
CCTL	Cache Control
CCTLL	Cache Control

Opcode	Description
MEMBAR	Memory Barrier
CCTLT	Texture Cache Control
Surface Memory Instructions	
SUATOM	Surface Reduction
SULD	Surface Load
SURED	Atomic Reduction on surface memory
SUST	Surface Store
Control Instructions	
BRA	Relative Branch
BRX	Relative Branch Indirect
JMP	Absolute Jump
JMX	Absolute Jump Indirect
SSY	Set Synchronization Point
SYNC	Converge threads after conditional branch
CAL	Relative Call
JCAL	Absolute Call
PRET	Pre-Return From Subroutine
RET	Return From Subroutine
BRK	Break
РВК	Pre-Break
CONT	Continue
PCNT	Pre-continue
EXIT	Exit Program
PEXIT	Pre-Exit
BPT	BreakPoint/Trap
Miscellaneous Instructions	
NOP	No Operation
CS2R	Move Special Register to Register
S2R	Move Special Register to Register
B2R	Move Barrier To Register
BAR	Barrier Synchronization
R2B	Move Register to Barrier
VOTE	Vote Across SIMD Thread Group

4.4. Volta Instruction Set

The Volta architecture (Compute Capability 7.x) has the following instruction set format:

(instruction) (destination) (source1), (source2) ...

Valid destination and source locations include:

- RX for registers
- ► SRX for special system-controlled registers
- ▶ PX for predicate registers
- ► c[X][Y] for constant memory

Table 7 lists valid instructions for the Volta GPUs.

Table 7 Volta Instruction Set

Opcode	Description	
Floating Point Instructions	Floating Point Instructions	
FADD	FP32 Add	
FADD32I	FP32 Add	
FCHK	Floating-point Range Check	
FFMA32I	FP32 Fused Multiply and Add	
FFMA	FP32 Fused Multiply and Add	
FMNMX	FP32 Minimum/Maximum	
FMUL	FP32 Multiply	
FMUL32I	FP32 Multiply	
FSEL	Floating Point Select	
FSET	FP32 Compare And Set	
FSETP	FP32 Compare And Set Predicate	
FSWZADD	FP32 Swizzle Add	
MUFU	FP32 Multi Function Operation	
HADD2	FP16 Add	
HADD2_32I	FP16 Add	
HFMA2	FP16 Fused Mutiply Add	
HFMA2_32I	FP16 Fused Mutiply Add	
НММА	Matrix Multiply and Accumulate	
HMUL2	FP16 Multiply	
HMUL2_32I	FP16 Multiply	
HSET2	FP16 Compare And Set	

Opcode	Description
HSETP2	FP16 Compare And Set Predicate
DADD	FP64 Add
DFMA	FP64 Fused Mutiply Add
DMUL	FP64 Multiply
DSETP	FP64 Compare And Set Predicate
Integer Instructions	
BMSK	Bitfield Mask
BREV	Bit Reverse
FLO	Find Leading One
IABS	Integer Absolute Value
IADD	Integer Addition
IADD3	3-input Integer Addition
IADD32I	Integer Addition
IDP	Integer Dot Product and Accumulate
IDP4A	Integer Dot Product and Accumulate
IMAD	Integer Multiply And Add
IMMA	Integer Matrix Multiply and Accumulate
IMNMX	Integer Minimum/Maximum
IMUL	Integer Multiply
IMUL32I	Integer Multiply
ISCADD	Scaled Integer Addition
ISCADD32I	Scaled Integer Addition
ISETP	Integer Compare And Set Predicate
LEA	LOAD Effective Address
LOP	Logic Operation
LOP3	Logic Operation
LOP32I	Logic Operation
POPC	Population count
SHF	Funnel Shift
SHL	Shift Left
SHR	Shift Right
VABSDIFF	Absolute Difference
VABSDIFF4	Absolute Difference
Conversion Instructions	,
F2F	Floating Point To Floating Point Conversion

Opcode	Description
F2I	Floating Point To Integer Conversion
I2F	Integer To Floating Point Conversion
121	Integer To Integer Conversion
12IP	Integer To Integer Conversion and Packing
FRND	Round To Integer
Movement Instructions	
MOV	Move
MOV32I	Move
PRMT	Permute Register Pair
SEL	Select Source with Predicate
SGXT	Sign Extend
SHFL	Warp Wide Register Shuffle
Predicate Instructions	
PLOP3	Predicate Logic Operation
PSETP	Combine Predicates and Set Predicate
P2R	Move Predicate Register To Register
R2P	Move Register To Predicate Register
Load/Store Instructions	
LD	Load from generic Memory
LDC	Load Constant
LDG	Load from Global Memory
LDL	Load within Local Memory Window
LDS	Load within Shared Memory Window
ST	Store to Generic Memory
STG	Store to Global Memory
STL	Store within Local or Shared Window
STS	Store within Local or Shared Window
MATCH	Match Register Values Across Thread Group
QSPC	Query Space
ATOM	Atomic Operation on Generic Memory
ATOMS	Atomic Operation on Shared Memory
ATOMG	Atomic Operation on Global Memory
RED	Reduction Operation on Generic Memory
CCTL	Cache Control
	

Opcode	Description	
ERRBAR	Error Barrier	
MEMBAR	Memory Barrier	
CCTLT	Texture Cache Control	
Texture Instructions		
TEX	Texture Fetch	
TLD	Texture Load	
TLD4	Texture Load 4	
TMML	Texture MipMap Level	
TXD	Texture Fetch With Derivatives	
TXQ	Texture Query	
Surface Instructions		
SUATOM	Surface Reduction	
SULD	Surface Load	
SURED	Atomic Reduction on surface memory	
SUST	Surface Store	
Control Instructions		
BMOV	Move Convergence Barrier State	
BPT	BreakPoint/Trap	
BRA	Relative Branch	
BREAK	Break out of the Specified Convergence Barrier	
BRX	Relative Branch Indirect	
BSSY	Barrier Set Convergence Synchronization Point	
BSYNC	Synchronize Threads on a Convergence Barrier	
CALL	Call Function	
EXIT	Exit Program	
JMP	Absolute Jump	
JMX	Absolute Jump Indirect	
KILL	Kill Thread	
NANOSLEEP	Suspend Execution	
RET	Return From Subroutine	
RPCMOV	PC Register Move	
RTT	Return From Trap	
WARPSYNC	Synchronize Threads in Warp	
YIELD	Yield Control	
Miscellaneous Instructions		

Opcode	Description		
B2R	Move Barrier To Register		
BAR	Barrier Synchronization		
CS2R	Move Special Register to Register		
CSMTEST	Clip State Machine Test and Update		
DEPBAR	Dependency Barrier		
GETLMEMBASE	Get Local Memory Base Address		
LEPC	Load Effective PC		
NOP	No Operation		
PMTRIG	Performance Monitor Trigger		
R2B	Move Register to Barrier		
S2R	Move Special Register to Register		
SETCTAID	Set CTA ID		
SETLMEMBASE	Set Local Memory Base Address		
VOTE	Vote Across SIMD Thread Group		
VOTE_VTG	Clip State Machine Test and Update		

4.5. Turing Instruction Set

The Turing architecture (Compute Capability and 7.5) has the following instruction set format:

```
(instruction) (destination) (source1), (source2) ...
```

Valid destination and source locations include:

- RX for registers
- URX for uniform registers
- ► SRX for special system-controlled registers
- PX for predicate registers
- c[X][Y] for constant memory

Table 8 lists valid instructions for the Turing GPUs.

Table 8 Turing Instruction Set

Opcode	Description
Floating Point Instructions	
FADD	FP32 Add
FADD32I	FP32 Add
FCHK	Floating-point Range Check

Opcode	Description	
FFMA32I	FP32 Fused Multiply and Add	
FFMA	FP32 Fused Multiply and Add	
FMNMX	FP32 Minimum/Maximum	
FMUL	FP32 Multiply	
FMUL32I	FP32 Multiply	
FSEL	Floating Point Select	
FSET	FP32 Compare And Set	
FSETP	FP32 Compare And Set Predicate	
FSWZADD	FP32 Swizzle Add	
MUFU	FP32 Multi Function Operation	
HADD2	FP16 Add	
HADD2_32I	FP16 Add	
HFMA2	FP16 Fused Mutiply Add	
HFMA2_32I	FP16 Fused Mutiply Add	
НММА	Matrix Multiply and Accumulate	
HMUL2	FP16 Multiply	
HMUL2_32I	FP16 Multiply	
HSET2	FP16 Compare And Set	
HSETP2	FP16 Compare And Set Predicate	
DADD	FP64 Add	
DFMA	FP64 Fused Mutiply Add	
DMUL	FP64 Multiply	
DSETP	FP64 Compare And Set Predicate	
Integer Instructions		
ВММА	Bit Matrix Multiply and Accumulate	
BMSK	Bitfield Mask	
BREV	Bit Reverse	
FLO	Find Leading One	
IABS	Integer Absolute Value	
IADD	Integer Addition	
IADD3	3-input Integer Addition	
IADD32I	Integer Addition	
IDP	Integer Dot Product and Accumulate	
IDP4A	Integer Dot Product and Accumulate	
IMAD	Integer Multiply And Add	

Opcode	Description	
IMMA	Integer Matrix Multiply and Accumulate	
IMNMX	Integer Minimum/Maximum	
IMUL	Integer Multiply	
IMUL32I	Integer Multiply	
ISCADD	Scaled Integer Addition	
ISCADD32I	Scaled Integer Addition	
ISETP	Integer Compare And Set Predicate	
LEA	LOAD Effective Address	
LOP	Logic Operation	
LOP3	Logic Operation	
LOP32I	Logic Operation	
POPC	Population count	
SHF	Funnel Shift	
SHL	Shift Left	
SHR	Shift Right	
VABSDIFF	Absolute Difference	
VABSDIFF4	Absolute Difference	
Conversion Instructions		
F2F	Floating Point To Floating Point Conversion	
F2I	Floating Point To Integer Conversion	
I2F	Integer To Floating Point Conversion	
121	Integer To Integer Conversion	
12IP	Integer To Integer Conversion and Packing	
FRND	Round To Integer	
Movement Instructions		
MOV	Move	
MOV32I	Move	
MOVM	Move Matrix with Transposition or Expansion	
PRMT	Permute Register Pair	
SEL	Select Source with Predicate	
SGXT	Sign Extend	
SHFL	Warp Wide Register Shuffle	
Predicate Instructions		
PLOP3	Predicate Logic Operation	
PSETP	Combine Predicates and Set Predicate	

Opcode	Description		
P2R	Move Predicate Register To Register		
R2P	Move Register To Predicate Register		
Load/Store Instructions			
LD	Load from generic Memory		
LDC	Load Constant		
LDG	Load from Global Memory		
LDL	Load within Local Memory Window		
LDS	Load within Shared Memory Window		
LDSM	Load Matrix from Shared Memory with Element Size Expansion		
ST	Store to Generic Memory		
STG	Store to Global Memory		
STL	Store within Local or Shared Window		
STS	Store within Local or Shared Window		
MATCH	Match Register Values Across Thread Group		
QSPC	Query Space		
ATOM	Atomic Operation on Generic Memory		
ATOMS	Atomic Operation on Shared Memory		
ATOMG	Atomic Operation on Global Memory		
RED	Reduction Operation on Generic Memory		
CCTL	Cache Control		
CCTLL	Cache Control		
ERRBAR	Error Barrier		
MEMBAR	Memory Barrier		
CCTLT	Texture Cache Control		
Uniform Datapath Instructions			
R2UR	Move from Vector Register to a Uniform Register		
S2UR	Move Special Register to Uniform Register		
UBMSK	Uniform Bitfield Mask		
UBREV	Uniform Bit Reverse		
UCLEA	Load Effective Address for a Constant		
UFLO	Uniform Find Leading One		
UIADD3	Uniform Integer Addition		
UIADD3.64	Uniform Integer Addition		
UIMAD	Uniform Integer Multiplication		
UISETP	Integer Compare and Set Uniform Predicate		

Opcode	Description		
ULDC	Load from Constant Memory into a Uniform Register		
ULEA	Uniform Load Effective Address		
ULOP	Logic Operation		
ULOP3	Logic Operation		
ULOP32I	Logic Operation		
UMOV	Uniform Move		
UP2UR	Uniform Predicate to Uniform Register		
UPLOP3	Uniform Predicate Logic Operation		
UPOPC	Uniform Population Count		
UPRMT	Uniform Byte Permute		
UPSETP	Uniform Predicate Logic Operation		
UR2UP	Uniform Register to Uniform Predicate		
USEL	Uniform Select		
USGXT	Uniform Sign Extend		
USHF	Uniform Funnel Shift		
USHL	Uniform Left Shift		
USHR	Uniform Right Shift		
VOTEU	Voting across SIMD Thread Group with Results in Uniform Destination		
Texture Instructions			
TEX	Texture Fetch		
TLD	Texture Load		
TLD4	Texture Load 4		
TMML	Texture MipMap Level		
TXD	Texture Fetch With Derivatives		
TXQ	Texture Query		
Surface Instructions			
SUATOM	Surface Reduction		
SULD	Surface Load		
SURED	Atomic Reduction on surface memory		
SUST	Surface Store		
Control Instructions			
BMOV	Move Convergence Barrier State		
BPT	BreakPoint/Trap		
BRA	Relative Branch		
BREAK	Break out of the Specified Convergence Barrier		

Opcode	Description		
BRX	Relative Branch Indirect		
BRXU	Relative Branch with Uniform Register Based Offset		
BSSY	Barrier Set Convergence Synchronization Point		
BSYNC	Synchronize Threads on a Convergence Barrier		
CALL	Call Function		
EXIT	Exit Program		
JMP	Absolute Jump		
JMX	Absolute Jump Indirect		
JMXU	Absolute Jump with Uniform Register Based Offset		
KILL	Kill Thread		
NANOSLEEP	Suspend Execution		
RET	Return From Subroutine		
RPCMOV	PC Register Move		
RTT	Return From Trap		
WARPSYNC	Synchronize Threads in Warp		
YIELD	Yield Control		
Miscellaneous Instructions			
B2R	Move Barrier To Register		
BAR	Barrier Synchronization		
CS2R	Move Special Register to Register		
CSMTEST	Clip State Machine Test and Update		
DEPBAR	Dependency Barrier		
GETLMEMBASE	Get Local Memory Base Address		
LEPC	Load Effective PC		
NOP	No Operation		
PMTRIG	Performance Monitor Trigger		
R2B	Move Register to Barrier		
S2R	Move Special Register to Register		
SETCTAID	Set CTA ID		
SETLMEMBASE	Set Local Memory Base Address		
VOTE	Vote Across SIMD Thread Group		
VOTE_VTG	Clip State Machine Test and Update		

Chapter 5. NVPRUNE

nvprune prunes host object files and libraries to only contain device code for the specified targets.

5.1. Usage

nvprune accepts a single input file each time it's run, emitting a new output file. The basic usage is as following:

```
nvprune [options] -o <outfile> <infile>
```

The input file must be either a relocatable host object or static library (not a host executable), and the output file will be the same format.

Either the --arch or --generate-code option must be used to specify the target(s) to keep. All other device code is discarded from the file. The targets can be either a sm_NN arch (cubin) or compute_NN arch (ptx).

For example, the following will prune libcublas_static.a to only contain sm_35 cubin rather than all the targets which normally exist:

```
nvprune -arch sm_35 libcublas_static.a -o libcublas_static35.a
```

Note that this means that libcublas_static35.a will not run on any other architecture, so should only be used when you are building for a single architecture.

5.2. Command-line Options

Table 9 contains supported command-line options of **nvprune**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 9 nvprune Command-line Options

Option (long)	Option (short)	Description
arch <gpu architecture="" name="">,</gpu>	-arch	Specify the name of the NVIDIA GPU architecture which will remain in the object or library.
generate-code	-gencode	This option is same format as nvccgenerate-code option, and provides a way to specify multiple architectures which should remain in the object or library. Only the 'code' values are used as targets to match. Allowed keywords for this option: 'arch','code'.
output-file	-0	Specify name and location of the output file.
help	-h	Print this help information on this tool.
options-file <file>,</file>	-optf	Include command line options from specified file.
version	-v	Print version information on this tool.

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication of otherwise under any patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all other information previously supplied. NVIDIA Corporation products are not authorized as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2019 NVIDIA Corporation. All rights reserved.

