

Project 1

nikhil kaniyeri

Question Description

Multicycle Processor

8 general purpose registers (R0-R7)

R7 → Always holds PC

Address format



↑
Address 0
2bytes


↑
Address 1
2bytes

Uses Condition Code Registers [Carry (C) & Zero (Z)]


17 Instructions

R Type Instruction format






I Type Instruction format




S type



Things to do: -

① Get datapath organization



Register
Register File

I'll look into it.
IP core?

ALU
← Memory

Opcode data extraction
& memory alignment
(sign extender)

• Draw Final Datapath Org

I want this done in two days.
(Apr 9)

2) VHDL description (Apr 10 -)

- Opcode parser
- Code storage
- Components individually implemented
& tested

- Integration

- Verification

Task split later.

