Supported ARMv8 recommended IMPLEMENTATION DEFINED events for the Ampere Computing eMAG core PMU

Cache Cache Cache Cache Cache Cache Instruction Exception Instruction Branch Clock	Increment Instruction refill Inst TLB refill Data refill Data access Data TLB refill Executed Taken Return CONTEXTIDR Mispredicted	Instruction architecturally executed - Software increment L1 instruction cache refill L1 instruction TLB refill L1 data cache refill L1 data cache access L1 data TLB refill Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return Instruction architecturally executed, condition code check pass, write to
Cache Cache Cache Cache Cache Instruction Exception Exception Instruction Branch Clock	Inst TLB refill Data refill Data access Data TLB refill Executed Taken Return CONTEXTIDR	L1 instruction TLB refill L1 data cache refill L1 data cache access L1 data TLB refill Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return
Cache Cache Cache Instruction Exception Exception Instruction Branch Clock	Data refill Data access Data TLB refill Executed Taken Return CONTEXTIDR	L1 data cache refill L1 data cache access L1 data TLB refill Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return
Cache Cache Instruction Exception Exception Instruction Branch Clock	Data access Data TLB refill Executed Taken Return CONTEXTIDR	L1 data cache access L1 data TLB refill Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return
Cache Instruction Exception Exception Instruction Branch Clock	Data TLB refill Executed Taken Return CONTEXTIDR	L1 data TLB refill Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return
nstruction Exception Exception Instruction Branch Clock	Executed Taken Return CONTEXTIDR	Instruction architecturally executed Exception taken Instruction architecturally executed, condition code check pass, exception return
Exception Exception Instruction Branch Clock	Taken Return CONTEXTIDR	Exception taken Instruction architecturally executed, condition code check pass, exception return
exception nstruction Branch Clock	Return	Exception taken Instruction architecturally executed, condition code check pass, exception return
exception nstruction Branch Clock	Return	Instruction architecturally executed, condition code check pass, exception return
Branch Clock		
Clock	Mishredicted	CONTEXTIDR
	iviiapi cuicicu	Mispredicted or not predicted branch speculatively executed
Rranch	Clock	Cycles
Jianon j	Potential prediction	Predictable branch speculatively executed
	Memory access	Data memory access
	L1 inst access	L1 instruction cache access
	L2 data access	L2 data cache access
		L2 data cache refill
		L2 data cache Write-Back
		Bus access
		Local memory error. This event counts any correctable or uncorrectable
,	•	memory error (ECC or parity) in the protected core RAMs.
		Operation speculatively executed
nstruction	Writes to TTBR	Instruction architecturally executed (condition check pass) - Write to TTBF
Counter chain	Odd Performance	For odd-numbered counters, increments the count by one for each overflo
		of the preceding even-numbered counter. For even-numbered counters
		there is no increment.
nstruction	Branch Retried	Instruction architecturally executed, branch. This event counts all branche taken or not. This excludes exception entries, debug entries and CCFAIL branches.
nstruction	Branch mispredicted retried	Instruction architecturally executed, mispredicted branch. The event count
	Branon mioprodicted rounce	any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush.
Cache	Level 1 data TLB access	This event counts any load or store operation which accesses the data L1 TLB.
Cache	Level 1 instruction TLB access	his event counts any instruction fetch which accesses the instruction L1 TLB.
Cache	Access data TLB	Access to data TLB that caused a page table walk. This event counts on any data access which causes L2D_TLB_REFILL to count.
Cache	Access to instruction TLB	Access to instruction TLB that caused a page table walk. This event count on any instruction access which causes L2D_TLB_REFILL to count.
Cache	L1 data access read	L1 data cache access, read
		L1 data cache access, write
		L1 data cache access, whee
		L1 data cache invalidate.
		L1 data TLB refill, read.
		L1 data TLB refill, write
		L2 data cache access, read
		L2 data cache access, write
		L2 data cache refill, read
		L2 data cache refill, write
	, ,	L2 data cache write-back, victim
Cache	L2 data clean	L2 data cache write-back, cleaning and coherency
Cache	L2 data invalidate	L2 data cache invalidate
	Bus access read	The event counts for every beat of data transferred over the read data channel between the core and the SCU.
Bus	Bus access write	The event counts for every beat of data transferred over the write data
		channel between the core and the SCU.
	Alemory Instruction Instruction Counter chain Instruction Instruct	Access Memory Memory Error Instruction Speculative Instruction Writes to TTBR Counter chain Odd Performance Instruction Branch Retried Instruction Branch mispredicted retried Instruction TLB access Instr

000	In	IA	D
0x63	Bus	Access not shared	Bus access, not Normal, Cacheable, or Shareable
0x64	Bus	Access normal	Bus access, Normal
0x65	Bus	Peripheral	Bus access, Device
0x66	Memory	Read	Data memory access, read
0x67	Memory	Write	Data memory access, write
0x68	Memory	Read access	Unaligned access, read
0x69	Memory	Write access	Unaligned access, write
0x6a	Memory	Unaligned	Unaligned access
0x6c	Intrinsic	LDREX	Exclusive operation speculatively executed, LDREX, or LDX
0x6d	Intrinsic	STREX pass	Exclusive operation speculatively executed, STREX or STX pass.
0x6e	Intrinsic	STREX fail	Exclusive operation speculatively executed, STREX, or STX fail
0x6f	Intrinsic	STREX	Exclusive operation speculatively executed, STREX or STX.
0x70	Instruction	Load	Operation speculatively executed, load
0x71	Instruction	Store	Operation speculatively executed, store
0x72	Instruction	Load/Store	Operation speculatively executed, load or store
0x73	Instruction	Integer	Operation speculatively executed, integer data processing
0x74	Instruction	Advanced SIMD	Operation speculatively executed, Advanced SIMD instruction
0x75	Instruction	VFP	Operation speculatively executed, floating-point instruction
0x76	Instruction	PC write	Operation speculatively executed, software change of the PC.
0x77	Instruction	Crypto	Operation speculatively executed, Cryptographic instruction
0x78	Branch	Immediate branch	Branch speculatively executed, immediate branch.
0x79	Branch	Procedure return	Branch speculatively executed, procedure return.
0x7a	Branch	Indirect	Branch speculatively executed - Indirect branch
0x7c	Instruction	ISB	Barrier speculatively executed, ISB
0x7d	Instruction	DSB	Barrier speculatively executed, DSB
0x7e	Instruction	DMB	Barrier speculatively executed, DMB
0x81	Exception	Undefined exception count	Counts the number of undefined exceptions taken locally.
0x82	Exception	Supervisor Call	Exception taken locally, Supervisor Call.
0x83	Exception	Instruction Abort	Exception taken locally, Instruction Abort.
0x84	Exception	Data abort	Exception taken locally, Data Abort and SError.
0x86	Exception	IRQ	Exception taken locally, IRQ.
0x87	Exception	FIQ	Exception taken locally, FIQ
0x8a	Exception	Hypervisor call	Exception taken locally, Hypervisor Call.
0x8b	Exception	Instruction Abort not taken locally	Exception taken, Instruction Abort not taken locally.
0x8c	Exception	Data Abort not taken locally	Exception taken, Data Abort or SError not taken locally.
0x8d	Exception	Other traps not taken locally	Exception taken, Other traps not taken locally.
0x8e	Exception	IRQ not taken locally	Exception taken, IRQ not taken locally.
0x8f	Exception	FIQ not taken locally	Exception taken, FIQ not taken locally.
0x90	Instruction	Release operation executed	Release consistency operation speculatively executed, load-acquire
0x91	Instruction	Release operation executed	Release consistency operation speculatively executed, store-release.
0x101	Clock	FSU clocking gated off cycle	FSU clocking gated off cycle
0x102	Branch	BTB misprediction	BTB misprediction
0x103	Cache	ITB miss	ITB miss
0x104	Cache	DTB miss	DTB miss
0x105	Cache	L1 data cache late miss	L1 data cache late miss
0x106	Cache	L1 data cache prefetch request	L1 data cache prefetch request
0x107	Cache	L2 data prefetch request	L2 data prefetch request
0x108	Instruction	Decode starved for instruction cycle	Decode starved for instruction cycle
0x109	Instruction	Op dispatch stalled cycle	Op dispatch stalled cycle
0x10A	Instruction	IXA Op non-issue	IXA Op non-issue
0x10B	Instruction	IXB Op non-issue	IXB Op non-issue
0x10C	Instruction	BX Op non-issue	BX Op non-issue
0x10D	Instruction	LX Op non-issue	LX Op non-issue
0x10E	Instruction	SX Op non-issue	SX Op non-issue
0x10F	Instruction	FX Op non-issue	FX Op non-issue
0x110	Instruction	Wait state cycle	Wait state cycle
0x111	Cache	L1 stage-2 TLB refill	L1 stage-2 TLB refill
0x112	Cache		Page Walk Cache level-0 stage-1 hit
0x113	Cache	Page Walk Cache level-1 stage-1 hit	
0x114	Cache	Page Walk Cache level-2 stage-1 hit	
0x115	Cache	Page Walk Cache level-1 stage-2 hit	
0x116	Cache	Page Walk Cache level-2 stage-2 hit	
			. 🗸