




# Design RISC-V Process



- We divide our microarchitectures into two interacting parts: the data path and the control unit.
- The datapath operates on words of data. It contains structures such as memories, registers, ALUs, and multiplexers.
- The control unit receives the current instruction from the datapath and tells the datapath how to execute that instruction.
- The control unit produces multiplexer select, register enable, and memory write signals to control the operation of the datapath.
- This RISC-V processor supports the following instruction types:

R-type  $\rightarrow \{\text{add, sub, sll, xor, srl, slt, or, and}\}$

I-type  $\rightarrow \{\text{lw, addi, slli, xori, srli, slti, ori, andi}\}$


S-type  $\rightarrow \{\text{sw}\}$

SB-type  $\rightarrow \{\text{beq, bne}\}$

UJ-type  $\rightarrow \{\text{jal}\}$

### Design Note:-

- A good way to design a complex system is to start with hardware containing the state elements.
- These elements include the memories and the architectural state (the program counter and registers).
- Then, add blocks of combinational logic between the state elements to compute the new state based on the current state.



**Datapath:-** Handles data flow through components to execute instructions.


**Control Unit:-** Generates control signals to guide the datapath.

# Datapath Blocks

## (1) Program Counter (PC):-

### Input Data:

clk --> Clock  
rst\_n --> asynchronous negative reset  
in\_pc --> next instruction address




### Output Data:

out\_pc --> Current instruction address

### Function:

Holds address of the current instruction.


### Verification:



## (2) Instruction Memory:-

### Input Data:

instr\_address --> instruction address coming from Program counter.



### Output Data:

instruction --> instruction covered {Address Register Files of source & Destination & Opcode & immediate}.

### Function:

Fetch instruction from memory using PC.

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0			
funct7				rs2			rs1		funct3		rd			opcode		R-type	
imm[11:0]						rs1		funct3		rd			opcode			I-type	
imm[11:5]				rs2			rs1		funct3		imm[4:0]			opcode		S-type	
imm[12]		imm[10:5]			rs2			rs1		funct3		imm[4:1]		imm[11]		opcode	B-type
imm[31:12]										rd				opcode			U-type
imm[20]		imm[10:1]			imm[11]		imm[19:12]				rd			opcode			J-type

## - Why do shift by 2 in instruction address?

Because:

Each instruction = 4 bytes

Shift by 2 bits = dividing the address by 4

32-bits = 4 Byte

0	4-Byte	4-Byte	4-Byte	4-Byte
4				
8				
12				
16				
20				
24				

## Verification:

Wave - Default													
	Msgs												
instr_address	32	0	4	8	12	16	20	24	28	32			
instruction	00020463	00500113	00c00193	ff718393	0023e233	0041f2b3	004282b3	04728863	0041a233	00020463			


```
VSIM 3> run -all
```

# time =	0		address =	0		instruction = 00500113
# time =	10		address =	4		instruction = 00c00193
# time =	20		address =	8		instruction = ff718393
# time =	30		address =	12		instruction = 0023e233
# time =	40		address =	16		instruction = 0041f2b3
# time =	50		address =	20		instruction = 004282b3
# time =	60		address =	24		instruction = 04728863
# time =	70		address =	28		instruction = 0041a233
# time =	80		address =	32		instruction = 00020463

### (3) Register File:-

#### Input Data:

- clk --> Clock
- A1,A2 (5 bits) --> read register address
- A3 (5 bits) --> write register address
- WD3 (32 bits) --> write data input
- WE --> write enable




#### Output Data:

- RD1 (32 bits) --> read data outputs
- RD2 (32 bits) --> read data outputs

**Function:** Reads/writes general-purpose registers.

Register	Description
x0	Hard-wired to 0
x1	Return address
x2	Stack pointer
x3	Global Pointer
x4	Thread Pointer
x5 to x7	Temporary Registers
x8	Frame Pointer/Saved Register
x9	Saved Register
x10 to x11	Function Arguments/Return Value
x12 to x17	Function arguments
x18 to x27	Saved Registers
x28 to x31	Temporary registers

#### Verification:



#### (4) Immediate Generator:-

## Input Data:

instruction (32-bit)  
immediate source selector



**Output Data:** extended immediate output

**Function:** Extracts and sign-extends immediate values from instruction.

## Verification:

Wave - Default		
	Msgs	
Instr	0101010101010...	
immsrc	11	
immext	0000000000000...	

### (5) ALU:-

## Input Data:

Input\_1 ---> (from register)

Input\_2 ---> (register or immediate)

alu\_control ---> (from ALU Control unit)



## Output Data:

alu\_result ---> (32-bit)

zero flag ---> (for branching)

## Function:

Executes arithmetic/logical operations.

## Verification:


## (6) Data Memory:-

### Input Data:

A ----> address (from ALU)

WD ---> write\_data (from reg file)

WE ---> MemRead, MemWrite (control signals)




### Output Data:

RD ----> read\_data

### Function:

Performs load/store.

### Verification:




## (7) MUXes:-

1- ALUSrc MUX.

2- MemToReg MUX

3- PCSrc MUX







### (8) PC Adder:-

**Input Data:** PC (32-bit): Current value of the Program Counter.

**Output Data:** PC\_plus\_4 (32-bit): Result of PC + 4

**Function:** Adds 4 to the current PC.

## Verification:



### (9) Branch Target Adder:-

## Input Data:

PC\_plus\_4 (32-bit) ---> The address of the next instruction (sequential path).

imm16 (16-bit) ---> Immediate field from the instruction (offset for branch).



## Output Data:

branch\_target (32-bit) ---> The computed address to jump to if the branch is taken.

## Function:

Computes the target address for a branch instruction by adding the sign-extended, shifted immediate to PC + 4.

## Verification:



# Control Unit Blocks

## (1) Main Control Unit:-

**Input Data:** opcode ---> (from instruction)

### Output Data:

**Branch** ---> Enables branching instructions (e.g., beq, bne)

**ResultSrc** ---> Selects between ALU result or memory output for write-back to register

**MemWrite** ---> Enables memory write (e.g., sw)


**ALUSrc** ---> Selects between register value or immediate as ALU second operand

**Jump** ---> Enables jump instructions (e.g., jal, jalr)

**ImmSrc** ---> Selects the immediate format (I, S, B, U, J) based on instruction type

**RegWrite** ---> Enables register file write-back


**ALUOp** ---> Determines the ALU operation type (used by ALU control)



## Function:

Decodes opcode and generates control signals.

## Verification:



## (2) ALU Control:-

**Input Data:**


- ALUOp (from main control)
- funct3, funct7 (from instruction)

**Output Data:**


- alu\_control signal

**Function:** Determines ALU operation using funct3, funct7, ALUOp.


## Verification:



## Control unit Verification :



# Testing Processor



## (1) add instruction:

```

1  addi x2, x0, 4
2  addi x3, x0, 4
3  add x4, x2, x3
4

```


00400113  
00400193  
00310233

add

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	
funct7				rs2			rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type	

instructions

addi



## (2) sub instruction:




**(3) sll instruction:** sll = "Shift Left Logical"

two inputs  
ALU


#### (4) xor instruction:

```
1 addi x5, x0, 4           # x5 = 4   (0b00000000000000000000000000000100)
2 addi x6, x0, 18          # x6 = 18  (0b000000000000000000000000000010010)
3 xor x7, x5, x6           # x7 = x5 xor x6 = 8 (0b000000000000000000000000000010110)
```




**(5) srl instruction:** srl = Shift Right Logical

```
1 addi x5, x0, 240      # x5 = 0b00000000000000000000000011110000 (decimal 240)
2 addi x6, x0, 2        # x6 = 2
3 srl  x7, x5, x6        # x7 = x5 >> 2 = 32'b000000000000000000000000111100 (decimal 60)
```



**(6) or instruction:**

[illegible]

← OR  
instruction