


Design RISC-V Process



- We divide our microarchitectures into two interacting parts: the data path and the control unit.
- The datapath operates on words of data. It contains structures such as memories registers, ALUs, and multiplexers.
- The control unit receives the current instruction from the datapath and tells the datapath how to execute that instruction.
- The control unit produces multiplexer select, register enable, and memory write signals to control the operation of the datapath.
- This RISC-V processor supports the following instruction types:

```
R-type \rightarrow {add, sub, sll, xor, srl, slt, or, and}

I-type \rightarrow {lw, addi, slli, xori, srli, slti, ori, andi}


S-type \rightarrow {sw}

SB-type \rightarrow {beq, bne}

UJ-type \rightarrow {jal}
```



- A good way to design a complex system is to start with hardware containing the state elements.
- These elements include the memories and the architectural state (the program counter and registers).
- Then, add blocks of combinational logic between the state elements to compute the new state based on the current state.



Datapath: - Handles data flow through components to execute instructions.


Control Unit: Generates control signals to guide the datapath.

Datapath Blocks

(1) Program Counter (PC):-

Input Data:

clk --> Clock
rst_n --> asynchronous negative reset
in_pc --> next instruction address




Output Data:

out_pc --> Current instruction address

Function:

Holds address of the current instruction.


Verification:



(2) Instruction Memory:-

Input Data:

instr_address --> instruction address coming from Program counter.



Output Data:

instruction --> instruction covered {Address Register Files of source & Destination & Opcode & immediate}.

Function:

Fetch instruction from memory using PC.

31 30 25	5 24 21	20	19	15 14	12 11	8 7	6 0	
funct7	rs2		rs1	funct	3	rd	opcode	R-type
imm[1	1:0]		rs1	funct	3	rd	opcode	I-type
imm[11:5]	rs2		rs1	funct	3 im	m[4:0]	opcode	S-type
								1 _
imm[12] $imm[10:5]$	rs2		rs1	funct	$3 \mid \text{imm}[4:1]$] imm[11]	opcode	B-type
							opcode	1
imm[31:12]						rd		U-type
	1	T						1
imm[20] $imm[1$	0:1] i	mm[11]	imn	n[19:12]		rd	opcode	J-type

- Why do shift by 2 in instruction address?

Because:

Each instruction = 4 bytes

Shift by 2 bits = dividing the address by 4

32-bits = 4 Byte

0	4-Byte	4-Byte	4-Byte	4-Byte
4				
8				
12				
16				
20				
24				



VSIM 3> run -all	-	-				
# time =	0	ı	address =	0		instruction = 00500113
# time =	10	L	address =	4	-1	instruction = 00c00193
# time =	20	L	address =	8	-1	instruction = ff718393
# time =	30		address =	12		instruction = 0023e233
# time =	40		address =	16	1	instruction = 0041f2b3
# time =	50		address =	20		instruction = 004282b3
# time =	60	L	address =	24		instruction = 04728863
# time =	70		address =	28		instruction = 0041a233
# time =	80	I	address =	32	1	instruction = 00020463


(3) Register File:-

WE

Input Data:

clk --> Clock
A1,A2 (5 bits) --> read register address
A3 (5 bits) --> write register address
WD3 (32 bits) --> write data input

--> write enable




Output Data:

RD1 (32 bits) --> read data outputs RD2 (32 bits) --> read data outputs

Function: Reads/writes general-purpose registers.

Register	Description		
x0	Hard-wired to 0		
x1	Return address		
x2	Stack pointer		
х3	Global Pointer		
x4	Thread Pointer		
x5 to x7	Temporary Registers		
x8	Frame Pointer/Saved Register		
x9	Saved Register		
x10 to x11	Function Arguments/Return Value		
x12 to x17	Function arguments		
x18 to x27	Saved Registers		
x28 to x31	Temporary registers		



(4) Immediate Generator:-

Input Data:

instruction (32-bit)

immediate source selector

Output Data: extended immediate output

Function: Extracts and sign-extends immediate values from instruction.

Verification:




(5) ALU:-

Input Data:

Input_1 ---> (from register)

Input_2 ---> (register or immediate)

alu_control ---> (from ALU Control unit)



Output Data:

alu_result ---> (32-bit)

zero flag ---> (for branching)

Function:

Executes arithmetic/logical operations.

(6) Data Memory:-

Input Data:

A ----> address (from ALU)

WD ---> write_data (from reg file)

WE --->MemRead, MemWrite (control signals)

CLK WE A RD Ja2 Data Memory WD


Output Data:

RD ----> read data

Function:


Performs load/store.

Verification:



(7) MUXes:-

- 1- ALUSrc MUX.
- 2- MemToReg MUX
- 3-PCSrc MUX




(8) PC Adder:-

Input Data: PC (32-bit): Current value of the Program Counter.

Output Data: PC_plus_4 (32-bit): Result of PC + 4

Function: Adds 4 to the current PC.

Verification:



(9) Branch Target Adder:-

Input Data:

PC_plus_4 (32-bit) ---> The address of the next instruction (sequential path).

imm16 (16-bit) ---> Immediate field from the instruction (offset for branch).


Output Data:


branch_target (32-bit) ---> The computed address to jump to if the branch is taken.

Function:

Computes the target address for a branch instruction by adding the sign-extended, shifted immediate to PC + 4.

Verification:





PCTarget

Control Unit Blocks

(1) Main Control Unit:-

Input Data: opcode ---> (from instruction)

Output Data:

Branch ---> Enables branching instructions (e.g., beq, bne)

ResultSrc ---> Selects between ALU result or memory output for write-back to register

MemWrite ---> Enables memory write (e.g., sw)

ALUSrc ---> Selects between register value or immediate as ALU second operand

Jump ---> Enables jump instructions (e.g., jal, jalr)


ImmSrc ---> Selects the immediate format (I, S, B, U, J) based on instruction type


RegWrite ---> Enables register file write-back

ALUOp ---> Determines the ALU operation type (used by ALU control)

Function:

Decodes opcode and generates control signals.





(2) ALU Control:-

Input Data: ALUOp (from main control)


funct3, funct7 (from instruction)

Output Data:


alu_control signal

Function: Determines ALU operation using funct3, funct7, ALUOp.


Verification:




Control unit Verification:




Testing Processor




(1) add instruction:




(2) sub instruction:




(3) sll instruction: sll = "Shift Left Logical"



(4) xor instruction:



(5) srl instruction: srl = Shift Right Logical



(6) or instruction:

