
# UVM Final Project Synchronous FIFO

By: Amr Ahmed Abdelmoneim Group 2

# 1. Verification plan

Section	Details				
1. Introduction	<b>Design</b> : FIFO with configurable depth and width.				
	Objective: Verify FIFO behavior (read/write, flags,				
	overflow/underflow) using UVM.				
2. Features to Verify	- Write/Read operations.				
	- Full, empty, almostfull, almostempty flags.				
	- Overflow and underflow.				
	- Depth management.				
3. Testbench	- UVM Agent:				
Architecture	<b>Driver</b> : Drives transactions.				
	Monitor: Monitors signals for coverage.				
	Sequencer:				
	<ul><li>write_only_sequence</li></ul>				
	• read_only_sequence				
	<ul><li>write_read_sequence.</li></ul>				
	- <b>Scoreboard</b> : Compares DUT with reference model.				
	- Coverage collector				
	- UVM Interface: Connects DUT to UVM components.				
4. Stimulus Strategy	- Constrained-random stimulus:				
	Random write/read signals and data inputs.				
	- Directed stimulus:				
	Write until full (verify overflow).				
	Read until empty (verify underflow).				
5. Checker Strategy	- Scoreboard: Compare actual vs. expected (golden model).				
	- Assertions:				
	Flag assertions (full, empty).				
	Overflow/underflow assertions.				
	- Error checking: Ensure no data loss.				
6. Coverage Strategy	- Functional coverage:				
	All wr_en and rd_en combinations.				
	Flag transitions (full, empty, etc.).				
	- Code coverage: statment, branch, Toggle coverage.				
7. Assertions	- Full/empty flag assertions.				
	- Overflow/underflow based on pointers and control signals.				
8. Test Plan	- Basic tests:				
	Write and read sequence.				
	Write only sequence				
	Read only sequence				
0.01	Verify flags with directed tested and assertions				
9. Simulation Plan	- UVM simulation with scoreboard and reference model.				
	- Run for random, directed, and corner case scenarios.				

## 2. UVM Structure using draw.io:



- 1. **Top Module** instantiates the DUT and connects the **interface**.
- UVM Test generates sequences (stimulus) and passes them to the UVM Environment.
- 3. The **UVM Sequencer** controls the flow of sequence items to the **UVM Driver**.
- 4. The **UVM Driver** converts sequence items into pin-level signals to drive the DUT through the **interface**.
- 5. The **UVM Monitor** captures the signal activities and converts them into transactions.
- 6. **UVM Scoreboard** compares actual outputs against expected results to check for correctness.
- 7. **UVM Coverage** collects metrics to ensure all scenarios are tested.

Each component works together in the testbench to verify the functionality of the DUT, flagging any errors and providing comprehensive coverage metrics for verification completeness.

### 3. Code Coverage

#### 1.Toogle Coverage:

```
=== Instance: /FIFO_Top/FIFOif
    === Design Unit: work.FIFO_if
    Toggle Coverage:
        Enabled Coverage
                                   Bins
                                           Hits
                                                  Misses Coverage
        Toggles
                                                           100.00%
                                    86
                                             86
                                                       0
11
    12
13
    Toggle Coverage for instance /FIFO_Top/FIFOif --
14
15
                                                      1H->OL OL->1H "Coverage"
                                             Node
17
                                       almostempty
                                                          1
                                                                     1
                                                                            100.00
18
                                        almostfull
                                                           1
                                                                     1
                                                                            100.00
19
                                              clk
                                                           1
                                                                     1
                                                                            100.00
20
                                     data in[15-0]
                                                           1
                                                                     1
                                                                            100.00
21
                                    data_out[15-0]
                                                                     1
                                                                            100.00
22
                                                           1
                                                                     1
                                            empty
                                                                            100.00
23
                                             full
                                                           1
                                                                     1
                                                                            100.00
24
                                          overflow
                                                           1
                                                                     1
                                                                            100.00
25
                                                           1
                                            rd en
                                                                     1
                                                                            100.00
26
                                            rst n
                                                                            100.00
27
                                         underflow
                                                           1
                                                                     1
                                                                            100.00
28
                                           wr ack
                                                           1
                                                                     1
                                                                            100.00
29
                                           wr_en
                                                                            100.00
30
31
    Total Node Count
                                43
32
    Toggled Node Count
                                43
33
    Untoggled Node Count =
                                 0
    Toggle Coverage
                            100.00% (86 of 86 bins)
```

#### 2. Branch Coverage:

### 3. Statment Coverage:

402	Statement Coverag	ge:					
403	Enabled Cover	rage	Bins	Hits	Misses	Coverage	
404							
405	Statements		25	25	0	100.00%	
406							
407	===========	=======S	tatement D	etails==	======		
408							
409	Statement Coverage for instance /FIFO_Top/DUT						
410							
411	Line	Item		Count	Source		
412							
413	File FIFO.sv						
414	9				module	<pre>FIFO(FIFO_if.DUT FIFOif);</pre>	
415							

# 4. Functional Coverage

3307	nato, beraute and over bertied binst					
3371	bin <auto[0],auto[0]></auto[0],auto[0]>	89611	1		Covered	
3372	Cross rd_almostfull_cp	100.00%	100		Covered	
3373	covered/total bins:	4	4			
3374	missing/total bins:	0	4			
3375	% Hit:	100.00%	100			
3376	Auto, Default and User Defined Bins:					
3377	bin <auto[1],auto[1]></auto[1],auto[1]>	26436	1		Covered	
3378	bin <auto[0],auto[1]></auto[0],auto[1]>	4074	1		Covered	
3379	bin <auto[1],auto[0]></auto[1],auto[0]>	173683	1		Covered	
3380	bin <auto[0],auto[0]></auto[0],auto[0]>	95808	1		Covered	
3381	Cross rd_almostempty_cp	100.00%	100		Covered	
3382	covered/total bins:	4	4			
3383	missing/total bins:	0	4			
3384	% Hit:	100.00%	100			
3385	Auto, Default and User Defined Bins:					
3386	bin <auto[1],auto[1]></auto[1],auto[1]>	70179	1		Covered	
3387	bin <auto[0],auto[1]></auto[0],auto[1]>	14514	1		Covered	
3388	bin <auto[1],auto[0]></auto[1],auto[0]>	129940	1		Covered	
3389	bin <auto[0],auto[0]></auto[0],auto[0]>	85368	1		Covered	
3390	Cross rd_underflow_cp	100.00%	100		Covered	
3391	covered/total bins:	4	4			
3392	missing/total bins:	0	4			
3393	% Hit:	100.00%	100			
3394	Auto, Default and User Defined Bins:					
3395	bin <auto[1],auto[1]></auto[1],auto[1]>	118852	1		Covered	
3396	bin <auto[0],auto[1]></auto[0],auto[1]>	424	1		Covered	
3397	bin <auto[1],auto[0]></auto[1],auto[0]>	81266	1		Covered	
3398	bin <auto[0],auto[0]></auto[0],auto[0]>	99457	1		Covered	
3399						
3400	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1					
3401						

# 5. Assertions:

Feature	Assertion				
Whenever the FIFO count equals FIFO_DEPTH, the FIFO is full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == FIFO_DEPTH)				
Whenever the FIFO count is 0, the FIFO is empty	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == 0).				
Whenever the FIFO count equals FIFO_DEPTH-1, almost full is high	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == FIFO_DEPTH-1)				
Whenever the FIFO count equals 1, almost empty is high	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == 1)				
On write enable, count increments if not full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b10 && !FIFOif.full).				
On read enable, count decrements if not empty	`@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b01 && !FIFOif.empty).				
On simultaneous write and read with FIFO empty, count increments	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11 && FIFOif.empty).				
On simultaneous write and read with FIFO full, count decrements	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11 && FIFOif.full)				
FIFO underflow when attempting to read from an empty FIFO	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty && FIFOif.rd_en && count == 0).				
FIFO overflow when attempting to write to a full FIFO	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en && !(count < FIFO_DEPTH))				
Write acknowledgment is asserted when write enable and FIFO not full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && count < FIFO_DEPTH)				


```
=== Design Unit: work.fifo sva
     ______
     Assertion Coverage:
         Assertions
                                           11
                                                     11
                                                                     100.00%
                           File(Line)
     Name
                                                          Failure
                                                                       Pass
                                                          Count
                                                                       Count
     /FIFO_Top/DUT/SVA_INST/assert_full_p
                           SVA.sv(10)
                                                                0
                                                                            1
     /FIFO Top/DUT/SVA INST/assert empty p
                           SVA.sv(17)
                                                                a
                                                                            1
     /FIFO_Top/DUT/SVA_INST/assert_almostfull_p
                           SVA.sv(24)
                                                                            1
     /FIFO Top/DUT/SVA INST/assert almostempty p
                           SVA.sv(31)
                                                                a
                                                                            1
     /FIFO Top/DUT/SVA_INST/assert_count_1
                           SVA.sv(39)
                                                                0
                                                                            1
     /FIFO_Top/DUT/SVA_INST/assert count 2
                           SVA.sv(46)
                                                                            1
     /FIFO Top/DUT/SVA INST/assert count 3
                           SVA.sv(53)
                                                                a
                                                                            1
     /FIFO Top/DUT/SVA INST/assert count 4
                           SVA.sv(61)
                                                                0
                                                                            1
65
     /FIFO_Top/DUT/SVA_INST/assert_underflow_1
                           SVA.sv(68)
                                                                            1
     /FIFO Top/DUT/SVA INST/assert overflow 1
                           SVA.sv(75)
                                                                0
                                                                            1
     /FIFO_Top/DUT/SVA_INST/assert_wr_ack_1
                           SVA.sv(82)
                                                                0
     Directive Coverage:
         Directives
                                           11
                                                     11
                                                                     100.00%
Directive Coverage:
    Directives
                                                         100.00%
                                  11
                                           11
DIRECTIVE COVERAGE:
                                      Design Design
                                                     Lang File(Line)
                                                                         Hits Status
                                      Unit UnitType
/FIFO_Top/DUT/SVA_INST/cover_full_p
                                       fifo sva Verilog
                                                       SVA
                                                            SVA.sv(11)
                                                                           24969 Covered
                                                       SVA
/FIFO Top/DUT/SVA INST/cover
                                       fifo sva Verilog
                                                            SVA.sv(18)
                                                                           76234 Covered
                           empty p
/FIFO_Top/DUT/SVA_INST/cover_almostfull_p
                                       fifo_sva Verilog
                                                       SVA SVA.sv(25)
                                                                           28993 Covered
/FIFO_Top/DUT/SVA_INST/cover_almostempty_p
                                       fifo sva Verilog
                                                       SVA
                                                            SVA.sv(32)
                                                                           80489 Covered
/FIFO Top/DUT/SVA INST/cover count 1
                                       fifo sva Verilog
                                                       SVA
                                                            SVA.sv(40)
                                                                           56086 Covered
                                       fifo_sva Verilog
/FIFO_Top/DUT/SVA_INST/cover_count_2
                                                       SVA
                                                            SVA.sv(47)
                                                                           38989 Covered
/FIFO_Top/DUT/SVA_INST/cover_count_3
                                       fifo_sva Verilog
                                                            SVA.sv(54)
                                                                           31019 Covered
                                                       SVA
/FIFO_Top/DUT/SVA_INST/cover_count_4
                                       fifo_sva Verilog
                                                       SVA
                                                            SVA.sv(62)
                                                                           11682 Covered
/FIFO_Top/DUT/SVA_INST/cover_underflow_1 fifo_sva Verilog
                                                        SVA
                                                            SVA.sv(69)
                                                                           60066 Covered
/FIFO Top/DUT/SVA INST/cover overflow 1 fifo sva Verilog
                                                        SVA
                                                            SVA.sv(76)
                                                                           23230 Covered
/FIFO_Top/DUT/SVA_INST/cover_wr_ack 1
                                                       SVA SVA.sv(83)
                                      fifo sva Verilog
                                                                           157115 Covered
```

### 6. BUG Report:


```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n) begin
      rd ptr <= 0:
       FIFO_if.data_out <= 0; //bug 1 ==> reset the outputs as data_out
    end
    else if (FIFO if.rd en && count != 0) begin
        FIFO if.data out <= mem[rd ptr];
        rd_ptr <= rd_ptr + 1;
        if (FIFO_if.empty && FIFO_if.rd_en)
        FIFO if underflow <= 1;
        FIFO if.underflow <= 0;
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO if.rst n) begin
        count <= 0;
    else begin
        if (({FIFO if.wr en, FIFO if.rd en} == 2'b10) && |FIFO if.full)
            count <= count + 1;</pre>
        else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && |FIFO_if.empty)
else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty) // bug 3 ==> add the case of the wr_en = 1 and rd_en = 1 and empty = 1 ==> increse the counter
      count <= count + 1;
else if ( ({FIFO if.wr en, FIFO if.rd en} == 2'b11) && FIFO if.full) // bug 4 ==> add the case of the wr en = 1 and rd en = 1 and full = 1 ==> decrese the counter
            count <= count - 1;
```

#### 7. Waveform for each sequence:

Wave form indicates that first sequence is write and read, in second sequence is write enable is always "1" and in third sequence read enable is always "1":



Write only sequence waveform:



### Read only sequence waveform:

