


UVM Final Project  
Synchronous FIFO

By: Amr Ahmed Abdelmoneim  
Group 2

# 1. Verification plan

Section	Details
<b>1. Introduction</b>	<b>Design:</b> FIFO with configurable depth and width. <b>Objective:</b> Verify FIFO behavior (read/write, flags, overflow/underflow) using UVM.
<b>2. Features to Verify</b>	<ul style="list-style-type: none"> <li>- Write/Read operations.</li> <li>- Full, empty, almostfull, almostempty flags.</li> <li>- Overflow and underflow.</li> <li>- Depth management.</li> </ul>
<b>3. Testbench Architecture</b>	<ul style="list-style-type: none"> <li>- <b>UVM Agent:</b> <ul style="list-style-type: none"> <li><b>Driver:</b> Drives transactions.</li> <li><b>Monitor:</b> Monitors signals for coverage.</li> <li><b>Sequencer:</b> <ul style="list-style-type: none"> <li>• write_only_sequence</li> <li>• read_only_sequence</li> <li>• write_read_sequence.</li> </ul> </li> </ul> </li> <li>- <b>Scoreboard:</b> Compares DUT with reference model.</li> <li>- <b>Coverage collector</b></li> <li>- <b>UVM Interface:</b> Connects DUT to UVM components.</li> </ul>
<b>4. Stimulus Strategy</b>	<ul style="list-style-type: none"> <li>- <b>Constrained-random stimulus:</b> <ul style="list-style-type: none"> <li>Random write/read signals and data inputs.</li> </ul> </li> <li>- <b>Directed stimulus:</b> <ul style="list-style-type: none"> <li>Write until full (verify overflow).</li> <li>Read until empty (verify underflow).</li> </ul> </li> </ul>
<b>5. Checker Strategy</b>	<ul style="list-style-type: none"> <li>- <b>Scoreboard:</b> Compare actual vs. expected (golden model).</li> <li>- <b>Assertions:</b> <ul style="list-style-type: none"> <li>Flag assertions (full, empty).</li> <li>Overflow/underflow assertions.</li> </ul> </li> <li>- <b>Error checking:</b> Ensure no data loss.</li> </ul>
<b>6. Coverage Strategy</b>	<ul style="list-style-type: none"> <li>- <b>Functional coverage:</b> <ul style="list-style-type: none"> <li>All wr_en and rd_en combinations.</li> <li>Flag transitions (full, empty, etc.).</li> </ul> </li> <li>- <b>Code coverage:</b> statment, branch, Toggle coverage.</li> </ul>
<b>7. Assertions</b>	<ul style="list-style-type: none"> <li>- Full/empty flag assertions.</li> <li>- Overflow/underflow based on pointers and control signals.</li> </ul>
<b>8. Test Plan</b>	<ul style="list-style-type: none"> <li>- <b>Basic tests:</b> <ul style="list-style-type: none"> <li>Write and read sequence.</li> <li>Write only sequence</li> <li>Read only sequence</li> <li>Verify flags with directed tested and assertions</li> </ul> </li> </ul>
<b>9. Simulation Plan</b>	<ul style="list-style-type: none"> <li>- UVM simulation with scoreboard and reference model.</li> <li>- Run for random, directed, and corner case scenarios.</li> </ul>

2. UVM Structure using draw.io:



1. **Top Module** instantiates the DUT and connects the **interface**.
2. **UVM Test** generates sequences (stimulus) and passes them to the **UVM Environment**.
3. The **UVM Sequencer** controls the flow of sequence items to the **UVM Driver**.
4. The **UVM Driver** converts sequence items into pin-level signals to drive the DUT through the **interface**.
5. The **UVM Monitor** captures the signal activities and converts them into transactions.
6. **UVM Scoreboard** compares actual outputs against expected results to check for correctness.
7. **UVM Coverage** collects metrics to ensure all scenarios are tested.

Each component works together in the testbench to verify the functionality of the DUT, flagging any errors and providing comprehensive coverage metrics for verification completeness.

### 3. Code Coverage

## 1.Toogle Coverage:

```

3 === Instance: /FIFO_Top/FIFOif
4 === Design Unit: work.FIFO_if
5 =====
6 Toggle Coverage:
7     Enabled Coverage          Bins      Hits    Misses   Coverage
8     -----
9     Toggles                   86       86         0   100.00%
10
11 =====Toggle Details=====
12
13 Toggle Coverage for instance /FIFO_Top/FIFOif --
14
15 | | | | | | | | | | | Node      1H->0L      0L->1H  "Coverage"
16 | | | | | | | | | | | -----
17 | | | | | | | | | | | almostempty      1        1    100.00
18 | | | | | | | | | | | almostfull        1        1    100.00
19 | | | | | | | | | | | clk                  1        1    100.00
20 | | | | | | | | | | | data_in[15-0]        1        1    100.00
21 | | | | | | | | | | | data_out[15-0]       1        1    100.00
22 | | | | | | | | | | | empty                 1        1    100.00
23 | | | | | | | | | | | full                  1        1    100.00
24 | | | | | | | | | | | overflow              1        1    100.00
25 | | | | | | | | | | | rd_en                 1        1    100.00
26 | | | | | | | | | | | rst_n                 1        1    100.00
27 | | | | | | | | | | | underflow            1        1    100.00
28 | | | | | | | | | | | wr_ack                1        1    100.00
29 | | | | | | | | | | | wr_en                 1        1    100.00
30
31 Total Node Count      =           43
32 Toggled Node Count    =           43
33 Untoggled Node Count  =             0
34
35 Toggle Coverage      =    100.00% (86 of 86 bins)

```

## 2. Branch Coverage:

```
=== Instance: /FIFO_Top/DUT
```

```
=== Design Unit: work.FIFO
```

### Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	25	25	0	100.00%

```
=====Branch Details=====
```

### Branch Coverage for instance /FIFO\_Top/DUT

Line	Item	Count	Source
----	----	-----	-----
File FIFO.sv			
-----IF Branch-----			

### 3. Statment Coverage:

402 Statement Coverage:

403	Enabled Coverage	Bins	Hits	Misses	Coverage
404	-----	----	----	-----	-----
405	Statements	25	25	0	100.00%

```
407 =====Statement Details=====
```

```
409 Statement Coverage for instance /FIFO_Top/DUT --
```

411	Line	Item	Count	Source
412	----	----	-----	-----
413	File FIFO.sv			

```
414      9      module FIFO(FIFO_if.DUT FIFOif);
```

## 4. Functional Coverage

3367	Auto, Default and User Defined Bins:					
3371	bin <auto[0],auto[0]>	89611	1	-	Covered	
3372	Cross rd_almostfull_cp	100.00%	100	-	Covered	
3373	covered/total bins:	4	4	-		
3374	missing/total bins:	0	4	-		
3375	% Hit:	100.00%	100	-		
3376	Auto, Default and User Defined Bins:					
3377	bin <auto[1],auto[1]>	26436	1	-	Covered	
3378	bin <auto[0],auto[1]>	4074	1	-	Covered	
3379	bin <auto[1],auto[0]>	173683	1	-	Covered	
3380	bin <auto[0],auto[0]>	95808	1	-	Covered	
3381	Cross rd_almostempty_cp	100.00%	100	-	Covered	
3382	covered/total bins:	4	4	-		
3383	missing/total bins:	0	4	-		
3384	% Hit:	100.00%	100	-		
3385	Auto, Default and User Defined Bins:					
3386	bin <auto[1],auto[1]>	70179	1	-	Covered	
3387	bin <auto[0],auto[1]>	14514	1	-	Covered	
3388	bin <auto[1],auto[0]>	129940	1	-	Covered	
3389	bin <auto[0],auto[0]>	85368	1	-	Covered	
3390	Cross rd_underflow_cp	100.00%	100	-	Covered	
3391	covered/total bins:	4	4	-		
3392	missing/total bins:	0	4	-		
3393	% Hit:	100.00%	100	-		
3394	Auto, Default and User Defined Bins:					
3395	bin <auto[1],auto[1]>	118852	1	-	Covered	
3396	bin <auto[0],auto[1]>	424	1	-	Covered	
3397	bin <auto[1],auto[0]>	81266	1	-	Covered	
3398	bin <auto[0],auto[0]>	99457	1	-	Covered	
3399						
3400	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1					
3401						

## 5. Assertions:

Feature	Assertion
Whenever the FIFO count equals FIFO_DEPTH, the FIFO is full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == FIFO_DEPTH)
Whenever the FIFO count is 0, the FIFO is empty	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == 0).
Whenever the FIFO count equals FIFO_DEPTH-1, almost full is high	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == FIFO_DEPTH-1)
Whenever the FIFO count equals 1, almost empty is high	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (count == 1)
On write enable, count increments if not full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b10 && !FIFOif.full).
On read enable, count decrements if not empty	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b01 && !FIFOif.empty).
On simultaneous write and read with FIFO empty, count increments	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11 && FIFOif.empty).
On simultaneous write and read with FIFO full, count decrements	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11 && FIFOif.full)
FIFO underflow when attempting to read from an empty FIFO	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty && FIFOif.rd_en && count == 0).
FIFO overflow when attempting to write to a full FIFO	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en && !(count < FIFO_DEPTH))
Write acknowledgment is asserted when write enable and FIFO not full	@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && count < FIFO_DEPTH)






## 6. BUG Report:


```
34
35 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
36     if (!FIFO_if.rst_n) begin
37         rd_ptr <= 0;
38         FIFO_if.data_out <= 0; //bug 1 ==> reset the outputs as data_out
39     end
40     else if (FIFO_if.rd_en && count != 0) begin
41         FIFO_if.data_out <= mem[rd_ptr];
42         rd_ptr <= rd_ptr + 1;
43     end
44     else begin // bug 2 ==> add the sequential underflow
45         if (FIFO_if.empty && FIFO_if.rd_en)
46             FIFO_if.underflow <= 1;
47         else
48             FIFO_if.underflow <= 0 ;
49     end
50 end
51
52 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
53     if (!FIFO_if.rst_n) begin
54         count <= 0;
55     end
56     else begin
57         if ( ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b10) && !FIFO_if.full)
58             count <= count + 1;
59         else if ( ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b01) && !FIFO_if.empty)
60             count <= count - 1;
61         else if ( ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.empty) // bug 3 ==> add the case of the wr_en = 1 and rd_en = 1 and empty = 1 ==> increase the counter
62             count <= count + 1;
63         else if ( ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.full) // bug 4 ==> add the case of the wr_en = 1 and rd_en = 1 and full = 1 ==> decrease the counter
64             count <= count - 1;
65     end
end
```

7. Waveform for each sequence:

Wave form indicates that first sequence is write and read, in second sequence is write enable is always “1” and in third sequence read enable is always “1”:



Write only sequence waveform:



Read only sequence waveform:

