MIPS R4000 Technical Overview 64 Bits/100 MHz or Bust

Earl Killian


August 2, 1991

1

mips

Overview

- Integrated I and D primary caches (8K->32K).
- Improved pipeline (<1/2 # of gates/cycle).
- Flexible system and secondary cache interface.
- Integrated floating point.
- Multi-processor support.
- 64 bit Integer Datapath and 64 bit TLB.



R4000 Technology

- 1.0 micron CMOS technology.
- 2 Layer Metal technology.
- 1.3 Million transistors.
- 100 MHz internal clock.


Instruction Fetch Register Access R ALU Α Memory (cache) M Write (register)

August 2, 1991

5



MIPS R3000 Pipeline



1 R3000 System Clock (~30 ns, 1990)

1.8


IF Instruction Fetch
IS
RF Register Fetch
EX Execution
DF Data Access
DS
TC Tag Check
WB Write Back (register)

August 2, 1991


7

mips


MIPS R4000 Pipeline




1 R4000 System Clock (~20 ns, 1991)





R3000 vs. R4000 Cache Access





R3000 vs. R4000: Other operations






August 2, 1991

13

mips

Hypothetical MIPS Superscalar Pipeline

	R	Α	M	W			
1	R	Α	М	W			
		R	Α	M	W		
		R	Α	M	W		.
			R	Α	М	W	
			R	Α	М	W	
	·			R	Α	М	W
				R	Α	М	W




- One Branch Delay Cycle
- MIPS Architectural Branch Delay

August 2, 1991

15

mips

R4000 v.s. Superscalar: Branch Delay





- One Load Delay Cycle
- MIPS Architectural Load Delay


August 2, 1991

17

mips


R4000 v.s. Superscalar: Load Delay

```
IF IS
      RF EX DF DSTCWB
   IF IS
         RF EX DF S TOWB
            RF EX DF DS TCWB
      IF IS
                                         LD = 2
          IF IS RE EX DF DS TOWB
             IF IS RF EX DF DS TCWB
                     M
        R
                            W
                     M
        R
                            W
                     Α
              R
                                   W
                                           LD = 2 \text{ or } 3
                     Α
              R
                                   M
                     R
                                          W
                            Α
                                   M
                     R
                                          W
```




R4000 v.s. Superscalar: Other Issues

- R4000 can issue twice as many load/store insts.
- Fewer functional units required.
- Simpler pipeline controller.
- Fewer requirements on compiler .



R4000 Configurations



Flexible System Interface

- 64 bit wide System Interface for Addr/Data.
- Configurable clock divisors.
- Configurable transmit/receive data patterns.
- Overlapped operation for write back secondary cache systems.

August 2, 1991


23

mips


Configurable Clock Rates for 50 MHz interface

SysAD A D D D $\div 2 \rightarrow 100 \text{ MHz}.$ R4000 Clock D D D $\div 3 \rightarrow 150 \text{ MHz}.$ R4000 Clock D D D $\div 3 \rightarrow 150 \text{ MHz}.$ SysAD A D D D $\div 4 \rightarrow 200 \text{ MHz}.$ R4000 Clock D D D $\div 4 \rightarrow 200 \text{ MHz}.$

Configurable Transmit/Receive Patterns



Overlapped Operation v.s. Non-Overlapped Operation



- Third Generation RISC. Integrated Caches. Integrated Floating Point. 64-Bit Datapath and TLB.
- Pipeline chosen for performance and economy.
- Flexible system interface for wide range of applications.

27

mips