



University of
Massachusetts
Amherst

Engin112 – Lecture 15

Binary Adders

Maciej Ciesielski
Department of Electrical and Computer Engineering
10/09/2012

Recap from Last Lectures

- Design and analysis of Boolean circuits
 - Two-level logic (sum of products, product of sums)
- Truth table for multiple-output functions:
 - One output column per function (output)
 - Some minterms can be shared among several outputs
 - One K-map per function
- This lecture:
 - Binary adders (arithmetic circuit)
 - Overflow condition

Binary Adders

- Addition is important function in computer system
- What does an adder have to do?
 - Add binary digits
 - Generate carry if necessary
 - Consider carry from previous digit
- Binary adders operate bit-wise
 - A 16-bit adder uses 16 one-bit adders
- Binary adders come in two flavors
 - Half adder : adds two bits and generate result and carry
 - Full adder : also considers carry input
 - Two half adders make one full adder

10/09/2012


Engin 112 - Intro to ECE

3

Binary Half Adder

- **Specification:**
 - Design a circuit that adds two bits and generates the sum and a carry
- **Outputs:**
 - Two inputs: x, y
 - Two output: S (sum), C (carry)
- **Truth table:**

| x | y | C | S |
|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |



$$(b) \begin{aligned} S &= x \oplus y \\ C &= xy \end{aligned}$$


10/09/2012

Engin 112 - Intro to ECE


4

Binary Half Adder - Circuit

- **Circuit implementation:**



$$(a) \begin{aligned} S &= xy' + x'y \\ C &= xy \end{aligned}$$



$$(b) \begin{aligned} S &= x \oplus y \\ C &= xy \end{aligned}$$

- **Works for single bit, but not for multi-bit numbers**

- Need to consider input carry from prior stage

| x | y | C | S |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

10/09/2012

Engin 112 - Intro to ECE

5

Full Adder

- **Specification:**

- A circuit that adds three bits and generates the sum and a carry

- **Inputs:**

- Three inputs: x,y,z
- Two outputs: S, C

- **Truth table:**

| x | y | z | C | S |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

10/09/2012

Engin 112 - Intro to ECE

6

Full Adder - Minimization

- Minimization of Boolean functions for S and C :

| | | | | |
|-----|------|----|-----|----|
| | yz | | y | |
| | 00 | 01 | 11 | 10 |
| x | | | | |
| 0 | | 1 | | 1 |
| 1 | 1 | | 1 | |

$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$S = x \oplus y \oplus z$$

| | | | | |
|-----|------|----|-----|----|
| | yz | | y | |
| | 00 | 01 | 11 | 10 |
| x | | | | |
| 0 | | | 1 | |
| 1 | | 1 | 1 | 1 |

$$C = xy + xz + yz$$

$$= xy + xy'z + x'yz$$

$$C = xy + (x \oplus y)z$$


10/09/2012

Engin 112 - Intro to ECE

7

Full Adder - Circuit

- Circuit:




10/09/2012

Engin 112 - Intro to ECE

8

Full Adder from Half Adders

- How can two half adders make a full adder?
- Observations:
 - Three inputs x, y, z can be added in two steps
 - » $x+y+z = (x+y) + z$
 - What about the carry?
 - » Carry can occur when adding $x+y$ and when adding z
- Full adder: $S = x \oplus y \oplus z$, $C = xy + (x \oplus y)z$




10/09/2012

Engin 112 - Intro to ECE

9

Binary n-bit Adder

- How can we build an n -bit adder from full adders?
 - One adder for each bit (n total)
 - Connect carry to next adder's input
 - Output: sequence of sums and a final carry
- 4-bit adder circuit (Ripple Carry Adder):



- Classical example of standard components
 - Would require truth table with 2^9 entries!


10/09/2012

Engin 112 - Intro to ECE

10

Ripple-Carry Adder

- How long does it take to complete an addition?
 - Carry needs to propagate through circuit – a problem



- Speed of addition is critical
 - Fundamental arithmetic operation
- How can we speed up addition?
 - Determine carries ahead of time (carry look-ahead)

10/09/2012

Engin 112 - Intro to ECE

11

Overflow

- n -bit addition can generate $(n+1)$ -bit number
 - Called "overflow"
 - Needs to be detected by computer system
- How can we detect overflow in addition?
 - End carry
- Also necessary for signed numbers or subtraction
 - Most significant bit indicates sign
- If carry into sign position and out of sign position differ, then overflow
 - Result would be correct with extra position
 - Can be detected by XOR gate
 - Can be used as input carry for next adder circuit

10/09/2012

Engin 112 - Intro to ECE

12

Carry Lookahead - Equations

- Full adder functionality can be expressed recursively

- $S_i = P_i \oplus C_i$
- $C_{i+1} = G_i + P_i C_i$

- Carry of each stage

- $C_0 = \text{input carry}$
- $C_1 = G_0 + P_0 C_0$
- $C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$
- $C_3 = G_2 + P_2 C_2 = \dots = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$
- $C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$

10/09/2012


Engin 112 - Intro to ECE

15

Carry Lookahead - Circuit

- Circuit:

- Sum of products
- Only two stages



10/09/2012

Engin 112 - Intro to ECE

16


4-bit Adder with Carry Lookahead

- Complete adder:

- Same number of stages for each bit

- Drawback?

- Increasing complexity of lookahead logic for more bits



10/09/2012

Engin 112 - Intro to ECE

17

EXAM 1 Coming Up !

- Midterm 1 exam

- Tuesday, Oct. 16 at 7:00 pm
- Location: Hasbrouck Lab Addition, room 20.
- Closed books, closed notes
 - » you will be given Table 2.1 with basic axioms and theorems

- Material:

- Chapter 1
 - » Basics of Boolean algebra
 - » Number systems (signed, 2's complement)
- Chapter 2
 - » Boolean theorems, basic proofs
 - » Logic simplification using Boolean theorems
 - » Duality, De Morgan's law
- Chapter 3 (Sections 3.1 – 3.8)
 - » K-maps, incompletely specified functions
- Chapter 4 (Sections 4.1 – 4.4)
 - » Analysis and design of logic circuits

10/09/2012

Engin 112 - Intro to ECE

18