
Full Adder



#	r	un 1	0001	ns					
A		В	Cin	1	Sum	Cout			
0	0	0	1	0	0				
0	0	1	1	1	0				
0	1	0	1	1	0				
0	1	1	1	0	1				
1	0	0	1	1	0				
1	0	1	1	0	1				
1	1	0	1	0	1				
1	1	1	1	1	1				
\$1	fi	nish	cal	lle	d at	time	:	80	ns

//Verilog code

module fulladder(A, B, Cin, Sum, Cout);

input wire A, B, Cin;


output wire Sum, Cout;

assign Sum = A ^ B ^ Cin; assign Cout = (A & B) | (B & Cin) | (A & Cin);


endmodule



RTL analysis schematic:



Synthesis schematic:



Look Up Table:

-	Rum	OBLI	F_inst_i_1
	6340	Contract of	
12	11	10	O=10 & !11 & !12 + !10 & 11 & !12 + !10 & !11 & 12 + 10 & 11 & 12
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

LUT for Sum

(Cout_	OBU	F_inst_i_1
12	11	10	0=10 & 11 + 10 & 12 + 11 & 12
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

LUT for Cout