

## 3-Bit Multiplier using adders

```
//HALF ADDER VERILOG CODE////
```

```
module half_adder(a, b, sum, carry);
```

```
input a,b;
```

```
output sum, carry;
```

```
    assign sum = a ^ b;
```

```
    assign carry = a & b;
```

```
endmodule
```

```
//FULL ADDER VERILOG CODE////
```

```
module full_adder(a, b, cin, sum, cout);
```

```
input a, b, cin;
```

```
output sum, cout;
```

```
    assign sum = a ^ b ^ cin;
```

```
    assign cout = (a & b) | (b & cin) | (a & cin);
```

```
endmodule
```

```
//3 BIT MULTIPLIER CODEE/////
```

```
module multiplier_3bit(a, b, P);
```

```
input [2:0] a;
```

```
input [2:0] b;
```

```
output [5:0]P;
```

```
wire x1, x2, x3, x4, x5, x6, x7, x8;
```

```
wire c1, c2, c3, c4, c5, c6;
```

```
wire s1, s2, s3, s4, s5, s6;
```

```
    assign P[0]= a[0] & b[0];
```

```
    assign x1 = a[1] & b[0];
```

```
    assign x2 = a[2] & b[0];
```

```
    assign x3 = a[0] & b[1];
```

```
    assign x4 = a[1] & b[1];
```

```
    assign x5 = a[2] & b[1];
```

```
    assign x6 = a[0] & b[2];
```

```
    assign x7 = a[1] & b[2];
```

```
    assign x8 = a[2] & b[2];
```

```
    half_adder ha1(x1, x3, s1, c1);
```

```
    assign P[1] = s1;
```

```
    full_adder fa1(x2, x4, c1, s2, c2);
```

```
    half_adder ha2(x6, s2, s3, c3);
```

```
    assign P[2] = s3;
```

```
    half_adder ha3(x5, c2, s4, c4);
```

```
    full_adder fa2(x7, s4, c3, s5, c5);
```

```
    assign P[3] =s5;
```

```
    full_adder fa3(x8, c4, c5, s6, c6);
```

```
    assign P[4] = s6;
```

```
    assign P[5] = c6;
```

```
endmodule
```

Synthesis Analysis schematic:




Figure 1: Synthesis Analysis schematic

RTL Analysis schematic:





Figure 2: RTL Analysis schematic


## 3-bit multiplier

$$[2:0]A \times [2:0]B = [5:0]P$$

	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	
	A <sub>2</sub> B <sub>0</sub>	A <sub>1</sub> B <sub>0</sub>	A <sub>0</sub> B <sub>0</sub>	
	A <sub>2</sub> B <sub>1</sub>	A <sub>1</sub> B <sub>1</sub>	A <sub>0</sub> B <sub>1</sub>	X
	A <sub>2</sub> B <sub>2</sub>	A <sub>1</sub> B <sub>2</sub>	A <sub>0</sub> B <sub>2</sub>	X X
P <sub>5</sub>	P <sub>4</sub>	P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub> P <sub>0</sub>



Waveforms:



Look Up Tables:

Cell Properties			
P_OBUF[0]_inst_i_1			
I1	I0	O=I0 & I1	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

Table 1: LUT2

Cell Properties					
P_OBUF[1]_inst_i_1					
I3	I2	I1	I0	O=I0 & I1 & I3 + I0 & I1 & I2 + I1 & I2 & I3 + I0 & I2 & I3	
0	0	0	0	0	
0	0	0	1	0	
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	0	
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	0	
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	1	
1	1	0	0	1	
1	1	0	1	1	
1	1	1	0	1	
1	1	1	1	0	

Table 2: LUT4

Cell Properties							
P_OBUF[2]_inst_i_1							
I5	I4	I3	I2	I1	I0	O=I0 & I1 & I3 + I0 & I1 & I2 + I1 & I2 & I3 + I0 & I2 & I3	
0	0	0	0	0	0	0	
0	0	0	0	0	1	0	
0	0	0	0	1	0	0	
0	0	0	0	1	1	1	
0	0	0	1	0	0	0	
0	0	0	1	0	1	0	
0	0	0	1	1	1	1	
0	0	1	0	0	0	0	
0	0	1	0	0	1	0	
0	0	1	0	1	0	0	
0	0	1	0	1	1	1	
0	0	1	1	0	0	0	
0	0	1	1	0	1	0	
0	0	1	1	1	0	1	
0	0	1	1	1	1	1	
0	1	0	0	0	0	0	
0	1	0	0	0	1	0	
0	1	0	0	1	0	0	
0	1	0	0	1	1	1	
0	1	0	1	0	0	0	
0	1	0	1	0	1	0	
0	1	0	1	1	0	1	
0	1	0	1	1	1	1	
0	1	1	0	0	0	0	
0	1	1	0	0	1	0	
0	1	1	0	1	0	0	
0	1	1	0	1	1	1	
0	1	1	1	0	0	0	
0	1	1	1	0	1	0	
0	1	1	1	1	0	1	
0	1	1	1	1	1	1	
1	0	0	0	0	0	0	
1	0	0	0	0	1	0	
1	0	0	0	1	0	0	
1	0	0	0	1	1	1	
1	0	0	1	0	0	0	
1	0	0	1	0	1	0	
1	0	0	1	1	0	1	
1	0	0	1	1	1	1	
1	0	1	0	0	0	0	
1	0	1	0	0	1	0	
1	0	1	0	1	0	0	
1	0	1	0	1	1	1	
1	0	1	1	0	0	0	
1	0	1	1	0	1	0	
1	0	1	1	1	0	1	
1	0	1	1	1	1	1	
1	1	0	0	0	0	0	
1	1	0	0	0	1	0	
1	1	0	0	1	0	0	
1	1	0	0	1	1	1	
1	1	0	1	0	0	0	
1	1	0	1	0	1	0	
1	1	0	1	1	0	1	
1	1	0	1	1	1	1	
1	1	1	0	0	0	0	
1	1	1	0	0	1	0	
1	1	1	0	1	0	0	
1	1	1	0	1	1	1	
1	1	1	1	0	0	0	
1	1	1	1	0	1	0	
1	1	1	1	1	0	0	
1	1	1	1	1	1	1	

Table 3: LUT6