## 3-Bit Multiplier using adders

```
//HALF ADDER VERILOG CODE////
                                                                    assign x5 = a[2] \& b[1];
module half adder(a, b, sum, carry);
                                                                    assign x6 = a[0] \& b[2];
input a,b;
                                                                    assign x7 = a[1] \& b[2];
output sum, carry;
                                                                    assign x8 = a[2] \& b[2];
  assign sum = a ^ b;
  assign carry = a & b;
                                                                    half_adder ha1(x1, x3, s1, c1);
endmodule
                                                                    assign P[1] = s1;
//FULL ADDER VERILOG CODE////
                                                                    full_adder fa1(x2, x4, c1, s2, c2);
module full_adder(a, b, cin, sum, cout);
                                                                    half_adder ha2(x6, s2, s3, c3);
input a, b, cin;
                                                                    assign P[2] = s3;
output sum, cout;
  assign sum = a ^ b ^ cin;
                                                                    half_adder ha3(x5, c2, s4, c4);
  assign cout = (a & b) | (b & cin) | (a & cin);
                                                                    full_adder fa2(x7, s4, c3, s5, c5);
endmodule
                                                                    assign P[3] = s5;
//3 BIT MULTIPLIER CODEE////
                                                                    full_adder fa3(x8, c4, c5, s6, c6);
module multiplier_3bit(a, b, P);
                                                                    assign P[4] = s6;
input [2:0] a;
                                                                    assign P[5] = c6;
input [2:0] b;
                                                                 endmodule
output [5:0]P;
wire x1, x2, x3, x4, x5, x6, x7, x8;
wire c1, c2, c3, c4, c5, c6;
wire s1, s2, s3, s4, s5, s6;
  assign P[0]= a[0] & b[0];
  assign x1 = a[1] \& b[0];
  assign x2 = a[2] \& b[0];
  assign x3 = a[0] \& b[1];
  assign x4 = a[1] \& b[1];
```

## Synthesis Analysis schematic:




Figure 1: Synthesis Analysis schematic






Figure 2: RTL Analysis schematic



## Waveforms:



## Look Up Tables:




Table 1: LUT2

Cell Properties				
P_OBUF[1]_inst_i_1				
13	12	11	10	O=10 & 11 & !13 + 10 & 11 & !12 + !11 & 12 & 13 + !10 & 12 & 13
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Table 2: LUT4



Table 3: LUT6