

GaN Based Synchronous Buck Converter with an Improved Gate Driver

Student Name(s):

Sanjay Kumar 23BEC1447 · Aamir Abdullah 23BPS1197 · Amritha S 23BEC1368

Guide:


Dr. Bindu - SENSE

Programme / School:

B.Tech - SENSE, VIT Chennai

Review & Date:

Review-II · 30.09.2026 (Wednesday)



GaN half-bridge, the two gate drivers this project designs, and the C_{GD} path they have to defeat

Guide's Signature with Date

Signature: _____

Date: _____

Approval is mandatory before every review. After signing, scan this slide and keep the scanned copy as Slide 1 of the presentation.

Problem Statement & Background

Problem Statement:

When one GaN transistor switches, its fast voltage swing pushes charge into the gate of the other transistor, the one that is supposed to stay off. That gate rises to **1.65 V, and only 1.4 V is needed to turn it on**. Both devices conduct at once and the supply shorts through them. (That 1.65 V is our device model's; how much the result depends on the model is itself a finding, and it has its own slide in the backup deck.)

Background & Significance:

GaN half-bridges sit inside EV inverters and battery chargers. GaN is chosen because it switches fast, and that speed is exactly what causes this fault.

Existing Solutions:

Gate drivers that turn the device on in steps, clamp the off gate down, adjust the gap between the two switching edges, and hold the gate at -2 V [1]–[4]. Reported: 30.5 % less overshoot, 75 % less turn-off loss [5]–[7].

Limitations / Research Gap:

The reported gains do not separate what the re-tuning is worth. Those gains mix two different things: picking one good setting, and changing the setting while the converter runs. Only the second needs a sensor, a lookup table and a controller.

Aim and Approach

Aim:

How much additional benefit does runtime adaptation provide beyond a fixed gate-driver configuration, and under what electrical conditions is that benefit significant? The second half is not a caveat on the first: finding the conditions under which the answer changes is part of the question.

Proposed Solution:

A GaN buck converter driven by a **segmented gate driver**: 8 pull-up steps, 8 pull-down steps, an adjustable dead time, a Miller clamp and a -2 V off rail. Every one of them is a setting we can change and measure.

How we approached it:

- 1. Build the converter and check it converts.** 100 V DC in, 48.50 V DC out at 4.869 A: 236.26 W delivered, 97.49 % efficient.
- 2. Recreate the fault.** At the fastest setting the gate that should be off reaches 1.65 V, against a 1.4 V turn-on threshold.
- 3. Fix it one change at a time,** measuring each change on its own run, not all at once.
- 4. Ask whether one fixed setting is enough,** by running the driver at two operating points and seeing whether the best setting moves.

Scope and tools:

In scope: the converter, the driver, its settings, and the FPGA controller. **Tools:** ngspice for every simulation, LTspice to draw the circuit and re-check, Vivado for the FPGA.

Scope of the Claim

What this project establishes, and what it does not. Everything after this slide is read inside these bounds.

WE CLAIM

A fixed clamp and negative off-bias raise the simulated off-state gate margin on every device model we ran.

Runtime adaptation adds a further benefit whose size depends strongly on power-loop inductance, and we measure that dependence.

The relative comparison is against our own implementation of the published baseline, run in our testbench.

Every number regenerates from a named script in the repository.

WE DO NOT CLAIM

Experimental validation. No hardware has been built. Reproduction of the original authors' measured silicon results. Their netlist is not published.

That false turn-on occurs universally. Its occurrence at the margin is device-model dependent, and we show the model on which it does not occur.

A universally optimal control word. The best setting moves with the operating point, and by how much is the result.

System Architecture

The driver is drawn as `kicad/gan_segdrv.kicad_sch` and placed twice in `kicad/gan_buck.kicad_sch` — once per gate.




Fig. 1 - Drawn diagram, not simulation output. One signal path: a PWM command, the FPGA controller that holds the control word, the segmented driver that shapes the edge, and the half-bridge it drives. The driver in green is what this project designs; it is drawn once as [kicad/gan_segdrv.kicad_sch](#) and placed twice in [kicad/gan_buck.kicad_sch](#), one per gate. The control word is set at power-up and never changed - re-tuning it while the converter runs is the 2.6 % this project measures. In red, the fault: the switching edge couples through C_{GD} into the gate that should stay off.

Converter Under Simulation




Fig. 2 - Drawn diagram, not simulation output. GaN synchronous buck converter, drawn from sim/buck.cir by [scripts/kicad_schematic.py](#) into [kicad/gan_buck.kicad_sch](#) - every value on it is read out of the netlist at build time. “Buck” means step-down: 100 V in, 48.50 V out. Left to right: the 100 V supply with its power-loop R and L, the damped bus decoupling branch (Ldec, Cdec, Rdec at 1 Ω), the two GaN HEMTs whose gates the segmented drivers drive, the output filter and a 10 Ω load.

Novelty: Three Added Blocks

Same command, same segmented output stage, same power stage. Three blocks added - in green.

	BASE PAPER — Zhang et al., ISPSD 2020	OURS
Control of the driver	one analogue bias resistor, set at fabrication	seg_gate_ctrl.v — digital, re-writable while it runs
Output stage	7 + 7 slices, two stages	8 + 8 slices, thermometer coded
Active Miller clamp	none	always on
Gate off rail	0 V	selectable 0 V / -2 V
Crosstalk margin at 100 V / 10 A	+0.407 V	+2.576 V

Shaded: the three blocks we add. Everything else is theirs, unchanged — same command, same power stage. 6.3× the margin, from one fixed setting.

Fig. 3 - Drawn diagram, not simulation output. The five things that differ, and nothing else. Their column is the base paper as we rebuilt it in [models/zhangdrv.lib](#); ours is [models/segdrv.lib](#). Shaded: the three we add - digital control in place of one fixed resistor, an always-on Miller clamp, and an off rail selectable to -2 V. The command, the power stage and the idea of segmenting the output are all our implementation of theirs. The last row is what those three deliver at the headline corner, read from [results/headtohead.csv](#): +0.407 V becomes +2.576 V, from one fixed setting.

Novelty at Circuit Level

The converter on top; underneath it, what sits behind its two gates in their design and in ours. Both additions are established practice [1]-[4]; the base paper uses neither. What is measured here is what each is worth on this converter.




Fig. 4 - Top: [kicad/gan_buck.kicad_sch](#), with the two gates of the half-bridge ringed - HSG and LSG are what a gate driver drives, and everything below is what sits behind them. Bottom left, theirs: seven slices per bank in two stages, and a rail their own sheet labels “tied to ref - NO negative rail”. Bottom right, ours ([kicad/gan_segdrv.kicad_sch](#)): the same eight-slice output stage, plus the active Miller clamp and an off rail selectable to -2 V. The clamp is worth +0.82 V of crosstalk margin and the rail +2.01 V; together -0.249 V becomes +2.576 V. Annotated screen captures of KiCad 7.0.11, not redrawings, and not a size comparison - the three sheets open at different zoom.

Gate Driver Schematics in KiCad

The two sheets the previous slide crops from - whole, at the same scale, nothing ringed and nothing removed.




Fig. 5 - Left: [kicad/gan_zhangdrv.kicad_sch](#), the base paper's driver as we rebuilt it - seven slices per bank in two stages, one bias resistor, and a rail its own sheet labels as tied to reference. Right: [kicad/gan_segdrv.kicad_sch](#), ours - eight slices a bank, an active Miller clamp and an off rail selectable to -2 V. Both are screen captures of KiCad 7.0.11 taken by [scripts/record_kicad.py](#) from the files named above, not redrawings. The two sheets are different sizes, so this is a comparison of what is on them, not of how large they are.

Crosstalk Mechanism at Device Level

Why a fast edge turns on the device that should be off, and what the driver does about it.




Fig. 6 - Left: the half-bridge. When the low-side device turns on the switch node falls from 106 V, its 90-10 % edge taking 2.90 ns and peaking at 124 V/ns, and that dv/dt drives a current through C_{GD} into the high-side gate. Right: the three parallel paths that current sees at the gate node. The slice count sets how hard the gate is held; the Miller clamp adds a 0.5 ohm path of its own, timed to the other device's edge; the off rail sets where the gate starts from. The two additions are not one mechanism - the rail moves the starting point, the clamp shortens the lift - which is why they add rather than overlap. [scripts/gan_level_figure.py](#), from [results/waveform_anatomy.txt](#).

Implementation: Converter Schematic




Fig. 7 - `kicad/gan_buck.kicad_sch`, the root sheet, plotted by KiCad 7.0.11. Drawn from [sim/buck.cir](#), so every value on it is the netlist's. The two gate drivers are hierarchical sub-sheets of this page.

Implementation: Proposed Gate Driver




Fig. 8 - [kicad/gan_segdrv.kicad_sch](#). Eight pull-up slices, eight pull-down, the active Miller clamp on the right, and the off rail selectable to -2 V. Each slice is one switch and one resistor; the resistor carries the control word.

Implementation: Base Paper Gate Driver




Fig. 9 - [kicad/gan_zhangdrv.kicad_sch](#), the base paper's driver reimplemented in the same testbench. Seven slices per bank in two stages, one bias resistor, no clamp branch, and the off rail tied to reference.

Baseline Reimplementation

Zhang et al., ISPSD 2020 [10]. The authors' netlist is not published, so the baseline is built from the paper and stated as such.

TAKEN FROM THE PAPER

Segmented output stage on E-mode GaN, seven slices a bank.

Two-stage engagement: NSEG slices first, the remaining 7 – NSEG after TSTEP.

Pattern timing in the 0.5–5 ns range.

One external bias resistor selects the whole pattern - the paper's own contribution, and the word "Simple" in its title.

WHAT WE HAD TO DECIDE

Slice resistance and device sizing: matched to ours, so the comparison is of architecture, not of silicon area.

The bias setting: their paper fixes it once at design time. We instead search NSEG and TSTEP at every corner and run theirs at whatever wins.

That is more freedom than their design has, and it is given to them deliberately: every methodological choice here runs against us.

models/zhangdrv.lib names each assumption in its header.

Segmented Driver: Block Structure

[kicad/gan_driver.drawio](#), the block diagram of [models/segdrv.lib](#).




Fig. 10 - Sixteen slices between three rails: eight pull-up from VP, eight pull-down to VN, and OUT going to the HEMT gate. Each slice is one switch and one resistor, and the resistor carries the control word: ask for three or more slices and Rpu3 is 8 ohms and in circuit, ask for fewer and it becomes 1 G-ohm and that slice is out. Drive strength is simply how many of the eight parallel paths are live. On the right, the active Miller clamp, which the base paper does not have: its own switch and 0.5 ohms to VN, and VN itself selectable to -2 V.

Segmented Driver: SPICE Implementation

models/segdrv.lib - the output stage varied throughout the study.

models/segdrv.lib

the segmented output stage under study

```
23 .subckt SEGDRV pu pd clk out vp vn ref params: npu=8 npd=8 runit=8 rclamp=0.5  ◀ npu / npd are the 4 + 4 bits the FPGA emits
. . .
26 Spu1 vp nu1 pu ref SWP
27 Rpu1 nu1 out {runit + (npu>=1 ? 0 : 1e9)}  ◀ in circuit when npu ≥ 1, and 1 GΩ out of it when not
28 Spu2 vp nu2 pu ref SWP
. . .
43 * ---- pull-down bank : slice enabled if npd >= i -----
44 Spd1 nd1 vn pd ref SWP
45 Rpd1 out nd1 {runit + (npd>=1 ? 0 : 1e9)}
. . .
61 * ---- active Miller clamp : strong, separately timed -----
62 Sclk out nclk clk ref SWP  ◀ the clamp: its own switch, its own timing
63 Rclk nclk vn {rclamp}  ◀ 0.5 Ω to the off rail — where the injected charge goes
. . .
65 .ends SEGDRV
```

Fig. 11 - Eight pull-up slices and eight pull-down, each a switch and a resistor. A slice is in circuit when the control word reaches it and 1 GΩ out of it when it does not, which is how 4 + 4 bits from the FPGA become a drive strength. The clamp is not one of the slices: it has its own switch, its own timing and its own 0.5 Ω path to the off rail, because it has to hold the gate down while the other device switches. The slices are discrete by design: a single variable resistor would simulate identically and could not be laid out.

GaN HEMT Device Model

models/egan.lib - written from the EPC2010C datasheet.

models/egan.lib

the GaN HEMT model, written from the datasheet

```
19 .func smax(x) {0.5*(x+sqrt(x*x+1e-4))}  ◀ smooth max, so the solver does not stall at the kink
. . .
27 .model DGD D(IS=1e-30 N=40 CJO=150p VJ=1.0 M=0.65 FC=0.5) $ Crss (Miller)  ◀ C_GD — the crosstalk path, as a C(V) law
28 .model DDS D(IS=1e-30 N=40 CJO=800p VJ=1.0 M=0.5 FC=0.5) $ Coss-Crss
. . .
30 .subckt EGAN d g s params: vth=1.4 bh=5.55 rg=0.4 cgs=350p lg=0.3n ls=0.15n
. . .
42 Bch d si I = {bh} * ( smax(v(g2,si)-{vth})*smax(v(g2,si)-{vth})  ◀ one symmetric square law — reverse conduction follows from it
43 +                      - smax(v(g2,d) -{vth})*smax(v(g2,d) -{vth}) )
```

Fig. 12 - Vendor subcircuits are LTspice-dialect and do not port to Spectre, so this is written from datasheet quantities only. The channel is one symmetric square law, so third-quadrant conduction follows from the physics rather than being added: GaN has no body diode, and reverse conduction costs $V_{th} + |V_{off}| + I \cdot R_{ds(on)}$. That is the coupling the project turns on - a negative off rail improves crosstalk margin at the cost of dead-time loss. C_{GD} is a junction diode biased never to conduct, so only its $C(V)$ law is used. The temperature coefficients are hand-typed from the datasheet, not fitted; this is the principal limitation of the model, and it is covered in the backup deck.

Methodology

Every comparison is the same file with one thing changed. The following is held identical; the listed parameter is the only one that varies.

HELD IDENTICAL

the netlist [sim/dpt.cir](#), byte for byte - not a copy, not a variant

the device [models/egan.lib](#) on both sides, same V_{th} , same $R_{ds(on)}$, same C_{gs}

the parasitics 3 nH power loop, 0.3 Ω loop resistance, same gate inductance

the operating point 100 V bus, 10 A load, 25 °C junction

the solver same timestep, same options, same initial conditions

ENVIRONMENT ngspice-42 and KiCad 7.0.11 on a Debian container, headless, no hardware in the loop. Both are open source; there is no licensed tool and no vendor model anywhere in this project.

THE ONE THING THAT MOVES

theirs vs ours the driver subcircuit, and nothing else:
[models/zhangdrv.lib](#) ↔ [models/segdrv.lib](#)

GaN vs silicon the device model only, $R_{ds(on)}$ matched at the 25 m Ω class

clamp on/off one parameter, CLKEN; off rail, one parameter, VNEG

Fig. 13 - Their driver is additionally given a freedom its own paper does not have: [scripts/headtohead.py](#) searches both of its controls at every corner and it is run at the setting that search finds optimal for it, read out of [results/headtohead.txt](#). Ours runs one fixed control word at every corner. Any remaining difference is the driver. [results/RESULTS-SUMMARY.txt](#) names the script behind each number, and [review/check_consistency.py](#) fails the build if a slide and the data disagree.

Model Validation: Three Device Models

The same three configurations, run on three independent device models.

Crosstalk margin under three device models (V_{th} – peak V_{gs} on the OFF device; > 0 is safe)

	no clamp, 0 V off rail	clamp on, 0 V off rail	clamp + –2 V rail (shipped)
Behavioural, diode junction C models/egan.lib	-0.249 V	+0.570 V	+2.576 V
SKY130 transistors scripts/silicon_check.py	-0.563 V	+0.031 V	+2.032 V
Charge-based junction C models/egan_c.lib	+0.115 V	+0.800 V	+2.710 V

The SIGN of the no-clamp margin is model-dependent: on the charge-based model the OFF gate does not reach threshold, so on that model the fault does not occur.

The shipped configuration is positive on all three, +2.032 to +2.710 V. The ordering of the three configurations is identical under every model.

Fig. 14 - Simulated in ngspice. [models/egan.lib](#) is behavioural with diode junction capacitances; [scripts/silicon_check.py](#) runs real SKY130 transistors; [models/egan_c.lib](#) replaces the diodes with a charge-based C(V). The sign of the no-clamp margin depends on the model: on the charge-based model the OFF gate reaches only +0.115 V of margin, meaning it never crosses threshold and the fault does not occur, against –0.249 V behaviourally and –0.563 V on SKY130. What every model agrees on is the ordering of the three configurations, and that the shipped configuration is safe on all of them by +2.032 to +2.710 V. The claim this project makes is the second one.

Numerical Reliability

Whether these numbers are physics or solver settings, and every run accounted for.

Timestep refinement — every metric the conclusions rest on, over a 25× range

timestep / max step	total energy	overshoot	switch-node peak	crosstalk margin	spurious gate
0.05n / 0.125n	4.0099 µJ	21.9448 %	121.9448 V	+0.3412 V	1.0588 V
0.02n / 0.05n	3.9946 µJ	22.1557 %	122.1557 V	+0.3409 V	1.0591 V
0.01n / 0.025n	3.9855 µJ	22.1853 %	122.1853 V	+0.3409 V	1.0591 V
0.005n / 0.0125n	3.9829 µJ	22.1947 %	122.1947 V	+0.3407 V	1.0593 V
0.002n / 0.005n	3.9820 µJ	22.1972 %	122.1972 V	+0.3407 V	1.0593 V

Spread against the finest step: E_tot 0.70% · ov_pct 1.14% · Vds_pk 0.21% · margin 0.14% · Vgs_spur 0.04%


The margin the whole result rests on moves 0.14 %, and the spurious gate peak 0.04 %. No feasibility verdict changes: 0 of 80 flip under refinement.

Runs accounted for: 25,911 of 25,920 completed. The nine that did not are transient convergence aborts at the high-side gate node, reproducible, and all nine are half-fixed settings (clamp without the rail, or rail without the clamp). None is the shipped configuration. [scripts/failed_runs.py](#)

Fig. 15 - [scripts/metric_converge.py](#) re-runs one word at five timesteps spanning 25×. The crosstalk margin the result rests on moves 0.14 % over that range and the spurious gate peak 0.04 %; [scripts/verdict_stability.py](#) flips 0 of 80 feasibility verdicts. Separately, the 36-corner grid is 25,911 completed runs of 25,920. [scripts/failed_runs.py](#) re-runs the nine that are not there: all nine fail again, so they are reproducible rather than flaky, all nine abort with the same ngspice transient convergence failure at the high-side gate node, and all nine are half-fixed settings - clamp without the rail, or rail without the clamp. None is the shipped configuration. One figure appears twice at different resolutions and the deck quotes the finer: switch-node overshoot is 17.9 % at the 0.02 ns step this deck reports, against 15.1 % at the sweep's 0.2 ns step, which is what [proof/LIVE-BUCK.sh](#) prints and says.

Base Paper Driver: Simulation Result

[models/zhangdrv.lib](#) on [sim/dpt.cir](#). Seven slices per bank in two stages, no clamp branch, no negative off rail.




Base paper — Zhang et al., IJSPD 2020 — the circuit, in KiCad.

Fig. 16 - Their circuit in KiCad ([kicad/gan_zhangdrv.kicad_sch](#)), ngspice running it, and the waveform it produced. The OFF device's gate peaks at +0.993 V against a 1.400 V threshold - 0.407 V of margin. Run at nseg=2, tstep=4n, the setting [scripts/headtohead.py](#) found optimal for their driver at this corner, read from [results/headtohead.txt](#): their own paper sets one bias resistor once at design time and gets no per-corner choice at all. 35 s.

Proposed Driver: Simulation Result

[models/segdrv.lib](#) on the same [sim/dpt.cir](#). Eight slices per bank, active Miller clamp, -2 V off rail.



Ours — segmented driver with clamp and -2 V rail — the circuit, in KiCad.

Fig. 17 - The same sequence over our driver. The gate peaks at $-1.176\text{ V} - 2.576\text{ V}$ of margin, $6.3\times$ our implementation of their scheme. One fixed control word, the same one used at every corner in the study, not re-tuned for this run. The plot axes are identical to the previous slide's and fixed in the script, so the two are directly comparable. 35 s.

Demonstration




Fig. 18 - Four sections, 100 s. The circuit as its KiCad sheet ([kicad/gan_buck.kicad_sch](#)), the tools named and versioned, the output with the threshold, the peak and the margin annotated, and the base paper's driver run against ours on the same bench at 100 V / 10 A / 25 °C. Theirs peaks +0.993 V, 0.407 V short of the 1.400 V threshold; ours peaks -1.176 V, 2.576 V clear. The converter it drives: 48.50 V out at 236.26 W, 97.49 % efficient. Three ngspice runs made while the film was building - rebuilt by [scripts/demo_review2.py](#), so every number on screen is computed, not captioned.

Live Simulation

bash [proof/LIVE-SIM.sh](#) - two ngspice transients, about ten seconds, on the presentation machine.

```
$ bash proof/LIVE-SIM.sh 5.0 s

GaN half-bridge -- crosstalk, simulated live
-----
machine  vm      2026-09-27 13:24:17
spice    ** ngspice-42 : Circuit level simulation program
circuit  sim/dpt.cir      device  models/egan.lib
changing ONLY CLKEN (clamp) and VNEG (off rail)


(a) fastest drive, no clamp, 0 V off rail ...
    OFF-device gate reaches +1.6488 V  against a 1.400 V threshold
    margin -0.2488 V    false_turn_on = 1  SHOOT-THROUGH

(b) same circuit, clamp on, -2 V off rail ...
    OFF-device gate reaches -1.1759 V
    margin +2.5759 V    false_turn_on = 0  SAFE

-----
                                on the slide    this run
OFF gate, no clamp [V]          1.65           1.6488
margin, shipped [V]             2.576          2.5759
-----
two ngspice transients, 3.7 s wall clock on this machine

drawing the waveforms those two runs produced ...
```

recorded run of the same command



the waveforms it produces

Fig. 19 - Simulated in ngspice. Two runs of one circuit file. Between them only CLKEN (the Miller clamp) and VNEG (the gate off rail) change, so no other parameter varies. It prints what it measured beside what these slides claim - OFF gate 1.649 V against the deck's 1.65, margin 2.576 V against the deck's 2.576 - then draws the waveforms those two runs produced. 3.8 s of that is ngspice; the rest is drawing. [scripts/live_demo.py](#).

Crosstalk: Fault and Mitigation

Crosstalk at low-side turn-on, 100 V / 10 A — models/egan.lib




Fig. 20 - Simulated in ngspice. Two runs of [sim/dpt.cir](#). Top row: the switch node falls from 106 V, its 90-10 % edge taking 2.90 ns and peaking at 124 V/ns - that dv/dt drives $i = C_{GD} \cdot dv/dt$ into the OFF device's gate, and is the cause. Bottom row: that gate. Left, without the clamp, it rests at +0.005 V, is lifted +1.643 V and peaks at +1.649 V, past the 1.4 V threshold - `false_turn_on` = 1. Right, with the clamp and the -2 V rail, it rests at -1.941 V, is lifted only +0.765 V and peaks at -1.176 V - `false_turn_on` = 0. The two fixes are not one mechanism: the rail moves where the gate starts, the clamp shortens the lift by giving the injected charge a 0.5 Ω path out. [scripts/waveform_anatomy.py](#).

Six-Parameter Comparison

Column 1 → 2 changes only the device. Column 2 → 3 changes only the control.




Fig. 21 - Simulated in ngspice. Latency 17.55 → 4.04 → 2.78 ns and device power 8.60 → 2.93 → 2.60 W, left to right. Against silicon that is 6.3× and 3.3×; against the base paper's control on the same GaN device, 1.5× and 1.1×. The device swap accounts for most of it; the control swap accounts for the rest. Overshoot is the row that runs the other way, and it runs that way for the same reason the other five do not: silicon does not overshoot because its edge is nine times slower, and that slowness is what costs it 6.0 W. Speed and device stress are one knob.
[scripts/three_way_figure.py](#), from [results/panel_metrics.csv](#).

Comparison with the Base Paper

Same netlist, same GaN, same power loop, same parasitics - only the driver is swapped. We hold one fixed word at all four corners. They are re-optimised at every corner, which is more freedom than their own design has: their scheme sets one bias resistor at design time. At three of the four corners the search returns exactly the setting their paper builds, which is why those two columns read alike there; at the mildest

crosstalk margin	base, as their paper builds it	base, re-tuned at every corner	ours, one fixed word	vs their best
50 V / 2 A / 25 °C	+0.338 V	+0.503 V	+2.757 V	5.5×
100 V / 10 A / 25 °C	+0.407 V	+0.407 V	+2.576 V	6.3×
200 V / 2 A / 125 °C	+0.261 V	+0.261 V	+2.309 V	8.9×
200 V / 10 A / 125 °C	+0.181 V	+0.181 V	+2.251 V	12.4×

The margin gap widens with stress

Their margin falls +0.503 → +0.181 V from the mildest corner to the hottest, at their best setting for each. Ours goes +2.757 → +2.251 V. They degrade where it matters most; a clamp does not care how hot the device is.

Worst corner is what a converter has to survive: +0.181 V against +2.251 V.

The edge is faster, not slower

Their scheme reduces crosstalk by slowing the edge: 67–103 V/ns at the switch node. Ours runs 101–175 V/ns - about twice as fast - and still wins by a factor of several.


The margin is not bought with switching speed. That is the useful form of the result.

What it costs, and what we are not claiming. Our turn-on energy is higher at three of four corners - the –2 V rail deepens GaN's dead-time reverse drop, a penalty this project already measures at 1.0–3.4 % of total loss. Their driver needs one bias resistor; ours needs a clamp device, a negative supply and 20 LUTs. For a converter that never leaves one operating point, theirs may be the right engineering.

This is our implementation of their described scheme, run in our testbench: their netlist is not published. The ratio is against that reimplement, not against their measured result, and is not claimed as such.

When Runtime Adaptation Is Worth Building

The headline is conditional, and this is the condition.



Eight sweeps, `scripts/loop_sweep.py` → `loop_analyse.py`. Points, not a fitted curve: the series peaks at 1.5 nH and is non-monotonic below 2.5 nH, so a smooth trend would assert more than eight runs support. Loop inductance is set by board layout, not by the transistor.

Fig. 22 - Simulated in ngspice, [scripts/loop_sweep.py](#) into `loop_analyse.py`. The ceiling on per-corner scheduling is 13.5 % at 1.5 nH and 0.55 % at 4.5 nH, so the answer to "is adaptive gate control worth the sensor, the lookup table and the controller" is not a property of the driver: it is a property of the board the driver sits on. Below about 2.5 nH the answer is yes and above it the answer is no. The series is not monotonic in that band, which is why it is drawn as eight points rather than as a curve. 3.0 nH is our nominal simulation condition, not a measured layout, and the 2.6 % headline is the value at that nominal condition.

The Cost of the Fix

What the crosstalk margin is paid for with.

What the crosstalk fix buys, and what it costs

	without the fix	shipped configuration	change
crosstalk margin, OFF device	−0.249 V	+2.576 V	+2.825 V
converter efficiency	97.73 %	97.49 %	−0.24 points
converter loss	5.502 W	6.071 W	+0.570 W
switch-node peak, 100 V bus	106 V	118 V	+12 V
turn-on energy, 100 V / 10 A	3.883 μJ	4.035 μJ	+0.152 μJ

The fix is a trade, not a free win: it buys +2.825 V of gate margin for 0.24 points of efficiency and 12 V of extra switch-node stress — 59 % of a 200 V device rating, so stress is not the binding constraint at this bus.

Fig. 23 - Simulated in ngspice, from [results/buck_sweep.csv](#), [results/panel_metrics.csv](#) and [results/headtohead.csv](#). The fix buys +2.825 V of gate margin, and it is bought with 0.24 points of converter efficiency, 0.570 W of loss and 12 V of extra switch-node peak. About 0.22 W of that loss is third-quadrant conduction: GaN has no body diode, so during dead time the device conducts in reverse at $V_{th} + |V_{off}| + I \cdot R_{ds(on)}$, and a deeper off rail makes that drop larger. At 118 V on a 200 V-rated device the stress is 59 % of rating, so it is a real cost but not the binding constraint at this bus.

Conclusions

- 1. Gate robustness.** An always-on Miller clamp with a -2 V off rail raises the simulated off-state gate margin on all three device models tried, from -0.249 V to $+2.576$ V on the behavioural model and to between $+2.0$ and $+2.7$ V on the other two.
- 2. Adaptation.** Choosing one good fixed control word is worth 26.5 % of the baseline. Re-tuning it while the converter runs adds 2.6 % more - 8.9 % of the total gain - at our nominal 3 nH power loop.
- 3. That answer is conditional.** The ceiling on scheduling runs from 13.5 % at 1.5 nH to 0.55 % at 4.5 nH. Whether adaptive gate control earns its hardware is decided by board layout, not by the driver.
- 4. It is a trade.** The margin costs 0.24 efficiency points, 0.570 W and 12 V of switch-node stress, and raises turn-on energy at three of four corners.
- 5. Status.** Simulation only. No hardware has been built, and the comparison is against our own implementation of the published baseline.

What Would Overturn This Result

The conditions under which our own conclusion would need revising, stated by us.

A measured gate waveform that does not reproduce the simulated transient. Everything here rests on one behavioural GaN model written from a datasheet, with hand-typed temperature coefficients that are not fitted.

An extracted power-loop inductance below about 2.5 nH. Then adaptation is worth several times what we report, and the recommendation inverts. We have not measured this inductance; 3 nH is assumed.

Package and gate-loop parasitics that change the Miller current path. C_GD here is a junction diode biased never to conduct, used only for its C(V) law. A charge-based model already moves the no-clamp margin by +0.364 V.

Evidence that our baseline differs materially from the authors' implementation. Their netlist is unpublished; if it were released and performed better than ours, every ratio in this deck would need recomputing.

Next Steps

What remains is bench work, not further simulation.

Place-and-route on a chosen board. Synthesis is done; the flow stops there because the XDC pins are placeholders. Doing it properly also means driving the 200 MHz clock from an MMCM rather than straight off a pin, which is what makes 34 clock-to-pin paths fail today.

A hardware half-bridge, measured. This is the whole of the remaining risk. Everything in this deck is a simulation of a converter that has never been built, and one behavioural GaN model underlies all of it.

Additionally: transcribe the silicon MOSFET datasheet digits rather than using datasheet-class values, and re-run the ceiling on the transistor-level stage now that it is known to work.

References (1-15)

- [1] Z. Zhang, F. Wang, L. M. Tolbert and B. J. Blalock, "Active Gate Driver for Crosstalk Suppression of SiC Devices in a Phase-Leg Configuration," IEEE Trans. Power Electron., vol. 29, no. 4, pp. 1986-1997, Apr. 2014.
- [2] R. Xie, H. Wang, G. Tang, X. Yang and K. J. Chen, "An Analytical Model for False Turn-On Evaluation of High-Voltage Enhancement-Mode GaN Transistor in Bridge-Leg Configuration," IEEE Trans. Power Electron., vol. 32, no. 8, pp. 6416-6433, Aug. 2017.
- [3] D. Reusch and J. Strydom, "Understanding the Effect of PCB Layout on Circuit Performance in a High-Frequency Gallium-Nitride-Based Point of Load Converter," IEEE Trans. Power Electron., vol. 29, no. 4, pp. 2008-2015, Apr. 2014.
- [4] B. Li, G. Zhang, C. Li, G. Wang, S. Liu and D. Xu, "Crosstalk Suppression Method for GaN-Based Bridge Configuration Using Negative Voltage Self-Recovery Gate Drive," IEEE Trans. Power Electron., vol. 37, no. 4, pp. 4406-4418, 2022.
- [5] X. Chen, H. Peng, S. Song, Q. Tong and Y. Kang, "A Novel Control Strategy for Optimal Tradeoff between Overshoot and Switching Loss Based on Double Closed-Loop Self-Regulating Active Gate Driver," IEEE Trans. Power Electron., vol. 39, no. 10, pp. 13033-13043, 2024.
- [6] W. Song, T. Hu, J. Chen, T. Tang, H. Yue and G. Liu, "A Self-Regulating Active Gate Driver of Voltage Overshoot Suppression for SiC MOSFETs Under Variable Load Current Conditions," IEEE Trans. Power Electron., vol. 40, no. 8, pp. 10623-10634, 2025.
- [7] C.W. Kuo, T.W. Wang, L.C. Chen, C.C. Tu, Y.K. Hsiao and P.H. Chen, "Universal Active Gate Driver IC With Closed-Loop Timing Control and Gate-Sensing Technique for Silicon Carbide Power Devices," IEEE Trans. Power Electron., vol. 40, no. 4, pp. 5120-5129, 2025.
- [8] G.H. Thuc and C.J. Chen, "An Integrated Driver With Dual-Edge Adaptive Dead-Time Control for GaN-Based Synchronous Buck Converter," IEEE Trans. Ind. Appl., vol. 60, no. 6, pp. 9157-9170, 2024.
- [9] H. Takayama, T. Okuda and T. Hikiyara, "Digital Active Gate Drive of SiC MOSFETs for Controlling Switching Behavior - Preparation Toward Universal Digitization of Power Switching," Int. J. Circuit Theory Appl., vol. 50, no. 1, pp. 183-196, 2022.
- [10] **BASE PAPER** - W.J. Zhang, J. Yu, Y. Leng, W.T. Cui, G.Q. Deng and W.T. Ng, "A Segmented Gate Driver for E-mode GaN HEMTs with Simple Driving Strength Pattern Control," in Proc. IEEE 32nd Int. Symp. Power Semicond. Devices ICs (ISPSD), 2020, pp. 102-105.
- [11] X. Wang, M. Tao, J. Xiao, D. Luo, M. He, Q. Zhou, X. Zhang and M. Wang, "High-Frequency Three-Level Gate Driver for GaN HEMT Bridge Crosstalk Suppression," IEEE Trans. Power Electron., vol. 39, no. 1, pp. 1343-1352, 2024.
- [12] L. Wang, X. Sun, Y. Yan, M. Ma and D. Xu, "An Integrated Suppression Method of Both Gate-Source Voltage Oscillation and Crosstalk for GaN HEMT Gate Driver," IEEE Trans. Power Electron., vol. 39, no. 11, pp. 14643-14655, 2024.
- [13] Y. Cai, D. Ye, W. Lv and Z. Chen, "A High-Efficient GaN Driver With Hybrid Adaptive Dead-Time Control and Peak Delay Control for Synchronous Buck Converter," IEEE Trans. Power Electron., vol. 41, no. 1, pp. 279-290, 2026.
- [14] Y. Zheng, S. Zhao, P. Agarwal, F. Liu, Y. Zhao and A. Mantooth, "A Multi-Level Turn-Off Gate Driver for Crosstalk Noise Suppression of GaN HEMTs," IEEE Open J. Power Electron., pp. 1-15, 2026.
- [15] M.K. Banda, S. Madichetty, D.M. Natham and S. Koduru, "An Event-Triggered Dual-Polarity Gate Clamp for GaN HEMT Gate Oscillation Suppression," IEEE Trans. Power Electron., vol. 41, no. 9, pp. 14402-14405, 2026.

The papers this design engages with directly. [10] is the base paper, reimplemented in [models/zhangdrv.lib](#) and measured against throughout.

Thank you

GaN Based Synchronous Buck Converter with an Improved Gate Driver

Sanjay Kumar 23BEC1447 · Aamir Abdullah 23BPS1197 · Amritha S 23BEC1368

Guide: Dr. Bindu - SENSE, VIT Chennai

Everything in this deck runs on request: github.com/Amritha902/gan-driver