


GPP I/O Testing Reference Design




http://www.jetsonhacks.com/2015/12/29/gpio-interfacing-nvidia-jetson-tx1/

CPU GPP I/O Pins






Reference: from SCH pdf document, CPU module rev. D



CPU architecture, from CPU datasheet, pp. 9

Memory Map



Mapping Hardware to Software

From lpc17xx.h find the mapping architecture

```
Peripheral memory map
/* Base addresses */
#define LPC FLASH BASE
                     (0x0000000UL)
                      (0x1000000UL)
#define LPC RAM BASE
#define LPC GPIO BASE
                      (0x2009C000UL)
#define LPC APB0 BASE
                      (0x4000000UL)
#define LPC APB1 BASE
                      (0x40080000UL)
#define LPC AHB BASE
                     (0x5000000UL)
#define LPC CM3 BASE
                     (0xE000000UL)
/* APB0 peripherals
                      (LPC APB0 BASE + 0x00000)
#define LPC WDT BASE
#define LPC TIMO BASE
                     (LPC APB0 BASE + 0x04000)
#define LPC TIM1 BASE
                     (LPC APB0 BASE + 0x08000)
#define LPC UARTO BASE
                      (LPC APB0 BASE + 0x0C000)
```

From lpc17xx.h, partial

```
/*General Purpose Input/Output (GPIO) */
typedef struct
{
   union {
    __IO uint32_t FIODIR;
    struct {
    __IO uint16_t FIODIRL;
    __IO uint16_t FIODIRH;
   };
   struct {
    __IO uint8_t FIODIRO;
    __IO uint8_t FIODIR1;
    __IO uint8_t FIODIR2;
    __IO uint8_t FIODIR3;
   };
};
```

From lpc17xx.h, partial

Program GPP Port (1)

From lpc17xx.h find the mapping architecture

```
#ifdef USE CMSIS
#include "LPC17xx.h"
#endif
#include <cr section macros.h>
#include <stdio.h>
//Initialize the port and pin as outputs.
void GPIOinitOut(uint8 t portNum, uint32 t pinNum)
     if (portNum == 0)
           LPC GPIO0->FIODIR |= (1 << pinNum);
     else if (portNum == 1)
           LPC GPIO1->FIODIR |= (1 << pinNum);
     else if (portNum == 2)
           LPC GPIO2->FIODIR |= (1 << pinNum);
     else
           puts("Not a valid port!\n");
```

```
void setGPIO(uint8 t portNum, uint32 t pinNum)
     if (portNum == 0)
           LPC GPIO0->FIOSET = (1 << pinNum);
           printf("Pin 0.%d has been set.\n",pinNum);
     //Can be used to set pins on other ports for future
     else
           puts("Only port 0 is used, try again!\n");
//Deactivate the pin
void clearGPIO(uint8 t portNum, uint32 t pinNum)
     if (portNum == 0)
           LPC GPIO0->FIOCLR = (1 << pinNum):
           printf("Pin 0.%d has been cleared.\n", pinNum);
     //Can be used to clear pins on other ports for future
     else
           puts("Only port 0 is used, try again!\n");
```


Program GPP Port (2)

From lpc17xx.h find the mapping architecture

```
int main(void)
  // Force the counter to be placed into memory
  volatile static int i = 0:
  //Set pin 0.2 as output
      GPIOinitOut(0,2);
     //Set pin 0.3 as output
      GPIOinitOut(0,3);
  while(1)
      printf("Enter a command to activate LED1(1)
             & LED2(2) or both(3).\n");
     scanf("%d", &i);
            if (i == 1)
                  //Activate pin 0.2
                  setGPIO(0,2);
            else if (i == 2)
                  //Activate pin 0.3
                  setGPIO(0, 3);
```

```
else if (i == 3)
               //Activate both pins
               setGPIO(0, 2);
               setGPIO(0, 3);
         else
               puts("Not a valid option!\n");
               //Deactivate pins
               clearGPIO(0, 2);
               clearGPIO(0, 3);
//O should never be returned, due to infinite while loop
return 0;
```

9-10-2018 GPP I/O Testing



9-10-2018 GPP I/O SPR FIODIR

```
CMPEDED Adv. Microprocessor Systems. Sept.10
HL. 2/.

Example: Intasheet Section 9.4.

PO [30:0], 317ins; PQ [13:0] 147ins.

Table 102, P.P. 131 Suppose FIDODIR

With Addr. OxDOOQ-CDOO,

Find Memory Bank Polding This S.P.R.?
```