

Jan 27 (Wed), 2021 Harry LI

## CMPE240 Welcome to 240 Section 2

Email: hua.li@sjtu.edu

Office Hours: M.W. 4:30-5:30 pm.

Zoom Based

Greensheet [github/hualili](https://github.com/hualili)

CMPE240/2018F

### References:

1. Greensheet on github  
(650) 400-1116 Text message  
Prerequisite Requirements 180D

### Advanced Microprocessor Systems

Smart phones  $\rightarrow$  RISC Architecture

5G, Edge AI  $\rightarrow$  IoT, AI  $\rightarrow$  GPU

Prototype System

Fully Functional Microprocessor  
System

CMPE240 Feb 1 (Mon)


Today's Topics: 1° System Level  
Architecture — LPC1769

Ref: [github/hualili/cmpe240](https://github.com/hualili/cmpe240)

2018F-102 2° CPU Data-  
Sheet

Example:

1° CPU Module @ center of the  
System Layout Design



2° Wirewrapping Board  
Dimension: 6" x 4"

with Through-Holes,  
Architectural and one side of Board  
Aspects whose through-Holes

with metal plating; ~~But~~  
not the entire Board (just  
the through-Holes)

### Action Items:

1° [github/hualili/cmpe240](https://github.com/hualili/cmpe240)

2° Prerequisite Requirements, 180D

3° LPC1769 CPU module

[digi-key.com](https://www.digi-key.com) OR [mouser.com](https://www.mouser.com)

3° PWR CKT: J1 Connector

Right Angle Connector;

S/W Toggle Switch; IC

Regulator 7805, 1117

Red LED 4-10mA

Resistor, Cap. (LPF)



NXP.com Note: Debug/Development

No External PWR CKT

Handson: multiple projects, 3 miles  
Stones

4° CPU Datasheet

5° MCU expresso



Ref: CPU module Design. pdf  
github, Rev. D. OR higher

From the Datasheet, Two tables  
on Each Side of the CPU module  
First, Left Side, the outer table  
is for mbed, Not interested.

Naming Convention:

- ① CPU pin is named identical  
as the name appeared in the  
CPU Datasheet;
- ② The physical connector Label(s)  
are given on the SCH to match  
up the physical Board

Question: Find the pin for GND

From SCH,

Connectivity Table

Functional Pin	Physical Pin	Note
GND	J2-1	
VIN	J2-2	4.5~5.5VDC

Enumeration of the pin(s)  
CPU pin (1st pin) starts as  
"0";

CPU Datasheet 2018S-3-  
UM10360  
CPU Architecture, PP.9




Fig 2.

Peripheral Controllers (SCH, <sup>CPU</sup> Datasheet)