



Open ▾

*pratham_riscv.v
~/pratham

Save



```
module iitb_rv32i(clk,RN,NPC,WB_OUT);
input clk;
input RN;
//input EN;
integer k;
wire EX_MEM_COND ;

reg
BR_EN;

//I_FETCH STAGE
reg[31:0]
IF_ID_IR,
IF_ID_NPC;

//I_DECODE STAGE
reg[31:0]
ID_EX_A,
ID_EX_B,
ID_EX_RD,
ID_EX_IMMEDIATE,
ID_EX_IR,ID_EX_NPC;

//EXECUTION STAGE
reg[31:0]
EX_MEM_ALUOUT,
EX_MEM_B,EX_MEM_IR;

parameter
ADD=3'd0,
SUB=3'd1,
AND=3'd2,
OR=3'd3,
XOR=3'd4,
SLT=3'd5,

ADDI=3'd0,
SUBI=3'd1,
```

```
$module iitb_rv32i_tb;
```

```
reg clk,RN;
```

```
wire [31:0]WB_OUT,NPC;
```

```
iitb_rv32i rv32i(clk,RN,NPC,WB_OUT);
```

```
always #3 clk=!clk;
```

```
initial begin
```

```
  RN = 1'b1;
```

```
  clk = 1'b1;
```

```
$dumpfile ("iitb_rv32i.vcd"); //by default vcd
```

```
$dumpvars (0, iitb_rv32i_tb);
```

```
  #5 RN = 1'b0;
```

```
  #300 $finish;
```

```
end
```

```
endmodule
```

File Edit View Search Terminal Help

vsduser@vsduser-VirtualBox:~/pratham\$./a.out

bash: ./a.out: No such file or directory

vsduser@vsduser-VirtualBox:~/pratham\$ ^C

vsduser@vsduser-VirtualBox:~/pratham\$ iverilog -o simv iitb_rv32i.v iitb_rv32i_tb.v

iitb_rv32i.v: No such file or directory

No top level modules, and no -s option.

vsduser@vsduser-VirtualBox:~/pratham\$ iverilog -o simv iitb_rv32i.v iitb_rv32i_tb.v

No top level modules, and no -s option.

vsduser@vsduser-VirtualBox:~/pratham\$ vvp simv

simv: Unable to open input file.

vsduser@vsduser-VirtualBox:~/pratham\$ iverilog -o simv iitb_rv32i.v iitb_rv32i_tb.v

vsduser@vsduser-VirtualBox:~/pratham\$ vvp simv

VCD info: dumpfile iitb_rv32i.vcd opened for output.

vsduser@vsduser-VirtualBox:~/pratham\$ gtkwave iitb_rv32i.vcd

Gtk-Message: 18:37:05.029: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.86 (w)1999-2017 BSI

[0] start time.

[305] end time.

File Edit Search Time Markers View Help



From: 0 seSc

To: 305 sec



Marker: 66 sec | Cursor: 1 sec

▼ SST


iilitb rv32i tb

Type	Signals
wire	NPC[31:0]
reg	RN
wire	WB_OUT[31:0]
reg	clk

Signals

Time

Waves



Filter:

Append

Insert

Replace



▼ SST

liitb rv32i tb

Signals

Time

NPC[31:0] =

RN =

WB_OUT[31:0] =

clk =

Type Signals

wire NPC[31:0]

reg RN


wire WB_OUT[31:0]

reg clk

From: 0 sec To: 305 sec

Marker: 303 sec | Cursor: 2 sec

Waves



Filter:

Append Insert Replace

