




# CPU chip



$E = 2^e$  lines per set




$S = 2^s$  sets



valid bit

$B = 2^b$  bytes per cache block (the data)

*Cache size*  
 $= S \times E \times B$  data bytes



t=1 s=2 b=1

X	XX	X
---	----	---

4-bit addresses (address space size M=16 bytes)  
S=4 sets, E=1 Blocks/set, B=2 bytes/block


Address trace (reads, one byte per read):

0	[0 <u>000</u> <sub>2</sub> ],	miss	(cold)
1	[0 <u>001</u> <sub>2</sub> ],	hit	
7	[0 <u>111</u> <sub>2</sub> ],	miss	(cold)
8	[1 <u>000</u> <sub>2</sub> ],	miss	(cold)
0	[0 <u>000</u> <sub>2</sub> ]	miss	(conflict)

	v	Tag	Block
Set 0	1	0	M[0-1]
Set 1	0		
Set 2	0		
Set 3	1	0	M[6-7]

2 lines per set

Address of short int:  
t bits    0...01    100




$S$  sets

Address of short int:

t bits    0...01    100

compare both

valid? + match: yes (= hit)





block offset    Address of short int:

t bits    0...01    100

compare both

valid? + match: yes (= hit)



block offset

short int (2 Bytes) is here

# 2-Way Set Associative Cache Simulation

t=2    s=1    b=1  


xx	x	x
----	---	---

4-bit addresses (M=16 bytes)  
S=2 sets, E=2 blocks/set, B=2 bytes/block

Address trace (reads, one byte per read):

0	[ <b>00<u>00</u><sub>2</sub>],</b>	miss
1	[ <b>00<u>01</u><sub>2</sub>],</b>	hit
7	[ <b>0<u>111</u><sub>2</sub>],</b>	miss
8	[ <b>1<u>000</u><sub>2</sub>],</b>	miss
0	[ <b>00<u>00</u><sub>2</sub>]</b>	hit


	v	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
	0		



**valid bit**    **dirty bit**


$B = 2^b$  bytes

$S = 2^s$  sets



## Standard Method: Middle bits indexing


Address of int:



find set

## Alternative Method: High bits indexing

Address of int:





find set

# Middle Bits Indexing

- Addresses of form **TTSSBB**

- **TT** Tag bits
- **SS** Set index bits
- **BB** Offset bits

- Makes good use of spatial locality





0000xx  
0001xx  
0010xx  
0011xx  
0100xx  
0101xx  
0110xx  
0111xx  
1000xx  
1001xx  
1010xx  
1011xx  
1100xx  
1101xx  
1110xx  
1111xx

# High Bits Indexing

- Addresses of form **SSTTBB**

- **SS** Set index bits
- **TT** Tag bits
- **BB** Offset bits

- Program with high spatial locality would generate lots of conflicts



0000xx  
0001xx  
0010xx  
0011xx  
0100xx  
0101xx  
0110xx  
0111xx  
1000xx  
1001xx  
1010xx  
1011xx  
1100xx  
1101xx  
1110xx  
1111xx

# Processor package

