

300 ps


20 ps

Combinational
logic

R
e
g

Delay = 320 ps
Throughput = 3.12 GIPS

Clock



Delay = 360ps

Throughput = 8.33GIPS


Clock

Unpipelined






Cannot start new operation until previous one completes


3-Way Pipelined



Up to 3 operations in process simultaneously







Clock

Delay = 420 ps, Throughput = 14.29 GIPS

