

TUTORIAL: External Interrupt

LED Toggle with Push-Button

Name: An Gyeonheal

ID: 21900416

I. Introduction

In this tutorial, we will learn how to use External Interrupt. We will create functions that capture the falling edge trigger by pushing a button using an external interrupt.

The objectives of this lab are to learn how to

- Configure External input (EXTI) interrupt with NVIC
- Create your own functions for configuration of interrupts

Hardware

NUCLEO -F411RE

Software

Keil uVision IDE, CMSIS, EC_HAL

Documentation

[STM32 Reference Manual](#)


II. Basics of External Interrupt (EXTI)

A. Register List

List of external interrupt (EXTI) registers used in this tutorial [Reference Manual ch7, ch10.2]

Type	Register Name	Description
SYSCFG	SYSCFG_EXTICRx	External Interrupt Configuration, x=1 to 4 EXTICR1: for pin0~pin3 , EXTICR2: for pin4~pin7, etc
EXTI_	EXTI_IMR	Interrupt Mask
	EXTI_FTSR	Falling/Rising Trigger Selection
	EXTI_RTSR	

Schematic



B. Register Setting

(Digital Input Setting)

- Enable GPIO peripheral clock **RCC->AHB1ENR**
- Configure DigitalIn pin

(EXTI Setting)

- Enable SYSCFG peripheral clock. **RCC->APB2ENR**
- Connect the corresponding external line to GPIO **SYSCFG->EXTICR**
- Configure the trigger edge. **EXTI->FTSR/RTSR**
- Configure Interrupt mask **EXTI->IMR**
- Enable EXTI. **EXTI->IMR**

(NVIC Setting)

- Configure the priority of EXTI interrupt request. **NVIC_SetPriority()**
- Enable EXTI interrupt request. **NVIC_EnableIRQ()**

(EXTI Use)

- Create user codes in handler **EXTIx_IRQHandler()**
- Clear pending bit after interrupt call

III. Tutorial

A. Register Configuration

1. Pin Initialization & Set LED and Push-button

LED: Port A Pin 5 / Output / Push-Pull / No Pull-Up & No Pull-Down

Push-button: Port C Pin 13 / Input / No Pull-Up & No Pull-Down

```
GPIOA->MODER &= ~(3UL<<(2*5));
GPIOA->MODER |= 1UL << (2*5);

GPIOA->OTYPER &= ~(1UL << 5);
GPIOA->OTYPER |= 0UL << 5;

GPIOA->PUPDR &= ~(3UL << (2*5));
GPIOA->PUPDR |= 0UL << 5;

GPIOC->MODER &= ~(3UL<<(2*13));
GPIOC->MODER |= 0UL << (2*13);

GPIOC->PUPDR &= ~(3UL << (2*13));
GPIOC->PUPDR |= 0UL << 13;
```

2. Enable Peripheral Clock: SYSCFGEN

- **RCC_APB2ENR:** Enable SYSCFG

RCC->APB2ENR |= 1UL << 14

// Paste RCC_APB2ENR register map

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved											SPI5EN	Reserved	TIM11EN	TIM10EN	TIM9EN
											rw		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SYSCFGEN	SPI4EN	SPI1EN	SDIOEN	Reserved		ADC1EN	Reserved		USART6EN	USART1EN	Reserved		TIM1EN	
	rw	rw	rw	rw			rw			rw	rw			rw	

Embedded Controller

Bit 20 SPI5EN : SPI5 clock enable This bit is set and cleared by software 0: SPI5 clock disabled 1: SPI5 clock enabled	Bit 11 SDIOEN : SDIO clock enable Set and cleared by software. 0: SDIO module clock disabled 1: SDIO module clock enabled
Bit 19 Reserved, must be kept at reset value.	Bit 8 ADC1EN : ADC1 clock enable Set and cleared by software. 0: ADC1 clock disabled 1: ADC1 clock enabled
Bit 18 TIM11EN : TIM11 clock enable Set and cleared by software. 0: TIM11 clock disabled 1: TIM11 clock enabled	Bits 7:6 Reserved, must be kept at reset value.
Bit 17 TIM10EN : TIM10 clock enable Set and cleared by software. 0: TIM10 clock disabled 1: TIM10 clock enabled	Bit 5 USART6EN : USART6 clock enable Set and cleared by software. 0: USART6 clock disabled 1: USART6 clock enabled
Bit 16 TIM9EN : TIM9 clock enable Set and cleared by software. 0: TIM9 clock disabled 1: TIM9 clock enabled	Bit 4 USART1EN : USART1 clock enable Set and cleared by software. 0: USART1 clock disabled 1: USART1 clock enabled
Bit 15 Reserved, must be kept at reset value.	Bits 3:1 Reserved, must be kept at reset value.
Bit 14 SYSCFGEN : System configuration controller clock enable Set and cleared by software. 0: System configuration controller clock disabled 1: System configuration controller clock enabled	Bit 0 TIM1EN : TIM1 clock enable Set and cleared by software. 0: TIM1 clock disabled 1: TIM1 clock enabled
Bit 13 SPI4EN : SPI4 clock enable Set and reset by software. 0: SPI4 clock disabled 1: SPI4 clock enabled	
Bit 12 SPI1EN : SPI1 clock enable Set and cleared by software. 0: SPI1 clock disabled 1: SPI1 clock enabled	

3. EXTI Initialization & Connect Push-button to EXTI line

- **SYSCFG_EXTICR4:** Connect PC_13(push-button) to EXTI13 line

SYSCFG->EXTICR[3] &= ~ 15UL << 4 // clear bits [3:0]
SYSCFG->EXTICR[3] |= 2UL << 4 // set to 0010 for PC[13]

// past register map here

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTI15[3:0]				EXTI14[3:0]				EXTI13[3:0]				EXTI12[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 12 to 15)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin
 0001: PB[x] pin
 0010: PC[x] pin
 0011: PD[x] pin
 0100: PE[x] pin
 0101: Reserved
 0110: Reserved
 0111: PH[x] pin

- **EXTI_FTSR:** Enable Falling Trigger

EXTI->FTSR |= 1 << 13 // TR13=1

// past register map here

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										TR22	TR21	Reserved			
										rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx**: Falling trigger event configuration bit of line x

0: Falling trigger disabled (for Event and Interrupt) for input line
 1: Falling trigger enabled (for Event and Interrupt) for input line.

- **EXTI_IMR:** Interrupt NOT masked (Enable)

EXTI->IMR |= 1 << 13 // MR13 = 1

// past register map here

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									MR22	MR21	Reserved		MR18	MR17	MR16
									rw	rw			rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **MRx**: Interrupt mask on line x

0: Interrupt request from line x is masked

1: Interrupt request from line x is not masked

B. Programming

Procedure

- Create a new folder 'EC/Tutorial/TU_EXTI/'
- Open the program 'Keil uVision5' and create a new project.
- Name the project as 'TU_EXTI'.
- Create a new item called 'TU_EXTI.c' and use the given source code [Click here to download](#)
- This is an example code for turning LED on/off with the button input trigger.
- Fill in the empty spaces in the code.
- Run the program and check your result.
- Your tutorial report must be submitted to LMS

Embedded Controller

```
11 #include "ecRCC.h"
12 #include "ecGPIO.h"
13
14 #define LED_PIN 5
15 #define BUTTON_PIN 13
16
17 void setup(void);
18 void LED_toggle();
19 void EXTI15_10_IRQHandler(void);
20
21 int main(void) {
22
23     // System CLOCK, GPIO Initialization -----
24     setup();
25
26
27     // EXTI Initialization -----
28
29     // SYSCFG peripheral clock enable
30     RCC->APB2ENR |= 1UL << 14;
31
32     // Connect External Line to the GPIO
33     // Button: PC_13 -> EXTICR3(EXTI13)
34     SYSCFG->EXTICR[3] &= ~15UL << 4;
35     SYSCFG->EXTICR[3] |= 2UL << 4;
36
37     // Falling trigger enable (Button: pull-up)
38     EXTI->FTSR |= 1UL << 13;
39
40     // Unmask (Enable) EXT interrupt
41     EXTI->IMR |= 1UL << 13;
42
43     // Interrupt IRQn, Priority
44     NVIC_SetPriority(IRQn: EXTI15_10_IRQn, priority: 0); // Set EXTI priority as 0
45     NVIC_EnableIRQ(IRQn: EXTI15_10_IRQn); // Enable EXTI
46
47
48     while (1){
49         EXTI15_10_IRQHandler();
50     };
51 }
```

```
54 void EXTI15_10_IRQHandler(void) {
55     if ((EXTI->PR & EXTI_PR_PR13) == EXTI_PR_PR13) {
56         LED_toggle();
57         EXTI->PR |= 1UL << 13; // cleared by writing '1'
58     }
59 }
60
61 void LED_toggle(){
62     static unsigned int out = 0;
63
64     if(!GPIO_read(Port: GPIOC, pin: BUTTON_PIN)){
65         out ^= 1UL;
66         GPIO_write(Port: GPIOA, pin: LED_PIN, Output: out);
67     }
68 }
69
70
71 // Initialization
72 void setup(void)
73 {
74     RCC_PLL_init(); // System Clock = 84MHz
75     // Initialize GPIOA_5 for Output
76     GPIO_init(Port: GPIOA, pin: LED_PIN, mode: OUTPUT); // calls RCC_GPIOA_enable()
77     // Initialize GPIOC_13 for Input Button
78     GPIO_init(Port: GPIOC, pin: BUTTON_PIN, mode: INPUT); // calls RCC_GPIOC_enable()
79 }
80
```


Appendix

[See here for MCU resources](#)

1. Pin Configuration of NUCLE-F401RE

Figure 18. NUCLEO-F401RE




Table 29. ST morpho connector on NUCLEO-F401RE, NUCLEO-F411RE, NUCLEO-F446RE

CN7 odd pins		CN7 even pins		CN10 odd pins		CN10 even pins	
Pin	Name	Name	Pin	Pin	Name	Name	Pin
1	PC10	PC11	2	1	PC9	PC8	2
3	PC12	PD2	4	3	PB8	PC6	4
5	VDD	E5V	6	5	PB9	PC5	6
7	BOOT0 ⁽¹⁾	GND	8	7	AVDD	USV ⁽²⁾	8
9	-	-	10	9	GND	-	10
11	-	IOREF	12	11	PA5	PA12	12
13	PA13 ⁽³⁾	RESET	14	13	PA6	PA11	14
15	PA14 ⁽³⁾	+3.3V	16	15	PA7	PB12	16
17	PA15	+5V	18	17	PB6	-	18
19	GND	GND	20	19	PC7	GND	20
21	PB7	GND	22	21	PA9	PB2	22
23	PC13	VIN	24	23	PA8	PB1	24
25	PC14	-	26	25	PB10	PB15	26
27	PC15	PA0	28	27	PB4	PB14	28
29	PH0	PA1	30	29	PB5	PB13	30
31	PH1	PA4	32	31	PB3	AGND	32
33	VBAT	PB0	34	33	PA10	PC4	34
35	PC2	PC1 or PB9 ⁽⁴⁾	36	35	PA2	-	36
37	PC3	PC0 or PB8 ⁽⁴⁾	38	37	PA3	-	38

1. Default state of BOOT0 is 0. It can be set to 1 when a jumper is on pin5-7 of CN7. Two unused jumpers are available on CN11 and CN12 (bottom side of the board).

2. USV is 5 V power from ST-LINK/V2-1 USB connector and it rises before +5V.

3. PA13 and PA14 share with SWD signals connected to ST-LINKV2-1, it is not recommend to use them as IO pins if ST-LINK part is not cut.

4. Refer to [Table 10: Solder bridges](#) for details.

2. LED/Button Circuit Diagram

