# **MCIMX6UL-CORE**

#### Table of Content


Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX


### Schematics CoreBoard

#### Revision History


Rev. Code	Date	Description
V1.0	2018-02-28	Revision 1.0 release

北海	(迅为电子有限公司 1986	w.topeetboard.com				
Title	Cover					
Size C	Document Number <doc></doc>					Rev 1.0
Date:	Saturday, April 14, 2	2018 Sheet	1	of	13	-






## i.MX6UL PWR





北京语为电子有限公司 your\_topsetboard\_cos
Title
CPU PWR
Size Cocument Number C C oCoc
C oCoc
Distr. Saturday, April 14, 2018 Sheet 4 of 13

# DDR3/LvDDR3



# *eMMC Storage* <4.51>






北京选为电子有限公司 wov.topestboard.com


Title


eMMC/MAND/TF/GSP


Size Document Number Rey
1.0


Date: Saturday, April 14, 2018 Sheet 6 of 13

















#### VDDHIGH / NVCC xxx




#### LvDDR3




#### ARM/SOC




#### ADC High PSRR





北京出为电子有限公司 yow\_topestboard\_com
| Title | PWR MGR | Size | Document Number | Cobo
| Document Number | Cobo
| Deate: Saturday. April 14, 2018 | Sheet | 10 of 13



## **NOTE:**

All pins using ~reset as harden:

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change	ALT7

All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )

北京	迅为电子有限公司	www.topeetb	oard.com				
Title	NOTE						
Size C	Document Numbe <doc></doc>	•					Rev 1.0
Date:	Saturday, April	14, 2018	Sheet	12	of	13	-

#### i.MX6UL IOMUX