INTEGRATED CIRCUITS

DATA SHEET

74LV595

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

Product specification

1998 Apr 20

IC24 Data Handbook





8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

FEATURES

- Optimized for Low Voltage applications: 1.0V to 3.6V
- Accepts TTL input levels between V_{CC} = 2.7V and V_{CC} = 3.6V
- Typical V_{OLP} (output ground bounce) < 0.8V at V_{CC} = 3.3V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V at V_{CC} = 3.3V, $T_{amb} = 25^{\circ}C$
- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-State outputs
- Shift register with direct clear
- Output capability:
 - parallel outputs; bus driver
- serial output; standard
- I_{CC} category: MSI

APPLICATIONS

- Serial-to-parallel data conversion
- Remote control holding register

DESCRIPTION

The 74LV595 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT595.

The 74LV 595 is an 8-stage serial shift register with a storage register and 3-State outputs. The shift register and storage register have separate clocks.

Data is shifted on the positive-going transitions of the SH_{CP} input. The data in each register is transferred to the storage register on a positive-going transition of the ST_{CP} input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (D_S) and a serial standard output (Q7') all for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-State bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay SH_{CP} to $Q_{7'}$ ST_{CP} to $Q_{7'}$ MR to $Q_{7'}$	C _L = 15pF V _{CC} = 3.3V	15 16 14	ns
f _{max}	Maximum clock frequency SH _{CP} , ST _{CP}		77	MHz
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per gate	V _{CC} = 3.3V Notes 1 and 2	115	pF

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW) $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_0 = output frequency in MHz; V_{CC} = supply voltage in V;

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	–40°C to +125°C	74LV595 N	74LV595 N	SOT38-4
16-Pin Plastic SO	-40°C to +125°C	74LV595 D	74LV595 D	SOT109-1
16-Pin Plastic SSOP Type II	–40°C to +125°C	74LV595 DB	74LV595 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV595 PW	74LV595PW DH	SOT403-1


8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
15, 1, 2, 3, 4, 5, 6, 7 Q ₀ to Q ₇		Parallel data output
8	GND	Ground (0V)
9	Q ₇ '	Serial data output
10	MR	Master reset (active LOW)
11	SH _{CP}	Shift register clock input
12	ST _{CP}	Storage register clock input
13	ŌĒ	Output enable input (active LOW)
14	D _S	Serial data input
16	V _{CC}	Positive supply voltage

PIN CONFIGURATION



FUNCTION TABLE

		INPUTS			OUTF	PUTS	FUNCTION
SH _{CP}	ST _{CP}	ŌĒ	MR	D _S	Q ₇ ,	Qn	FUNCTION
Х	Х	L	L	Х	L	NC	A LOW level on MR only affects the shift registers
Х	1	L	L	Х	L	L	Empty shift register loaded into storage register
Х	Х	Н	L	Х	L	Z	Shift register clear. Parallel outputs in high-impedance OFF-states
1	х	L	Н	Н	Q _{6'}	NC	Logic high level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal $Q_{6'}$) appears on the serial output $(Q_{7'})$
Х	1	L	Н	Х	NC	Q _n ,	Contents of shift register stages (internal Qn') are transferred to the storage register and parallel output stages
1	1	L	Н	Х	Q ₆ ,	Q _n ,	Contents of shift register shifted through. Previous contents of the shift register are transferred to the storage register and the parallel output stages

H = HIGH voltage level
L = LOW voltage level
X = Don't care

Z = High impedance OFF-state


NC= No change ↑ = LOW-to-HIGH clock transition

⁼ HIGH-to-LOW transition


8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595


LOGIC SYMBOL



FUNCTIONAL DIAGRAM




LOGIC SYMBOL (IEEE/IEC)




74LV595

LOGIC DIAGRAM



TIMING DIAGRAM



8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note1	1.0	3.3	3.6	V
VI	Input voltage		0	-	V _{CC}	V
Vo	Output voltage		0	-	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -		500 200 100	ns/V

NOTE:

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
±I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±Ιοκ	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±I _O	DC output source or sink current – standard outputs – bus driver outputs	-0.5V < V _O < V _{CC} + 0.5V	25 35	mA
±l _{GND} , ±l _{CC}	DC V _{CC} or GND current for types with -standard outputs -bus driver outputs		50 70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package –plastic DIL –plastic mini-pack (SO) –plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

DC CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	-40)°C to +8	5°C	-40°C to	UNIT		
			MIN	TYP ¹	MAX	MIN	MAX	1	
	11101111	V _{CC} = 1.2V	0.9			0.9			
V_{IH}	HIGH level Input voltage	V _{CC} = 2.0V	1.4			1.4		V	
	l venage	V _{CC} = 2.7 to 3.6V	2.0			2.0		1	
	LOW Investigation	V _{CC} = 1.2V			0.3		0.3		
V_{IL}	LOW level Input voltage	V _{CC} = 2.0V			0.6		0.6	V	
	l venage	V _{CC} = 2.7 to 3.6V			0.8		0.8	1	
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2					
V _{OH}	HIGH level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		V	
VOH	voltage; all outputs	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $-I_O = 100\mu A$	2.5	2.7		2.5]	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8			
V _{OH}	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V	

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 3.6V.

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

DC CHARACTERISTICS (Continued)

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						
STWIBUL	PARAMETER	TEST CONDITIONS	-40	0°C to +8	5°C	-40°C to	UNIT		
V _{OH}	HIGH level output voltage; BUS driver outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 8\text{mA}$	2.40	2.82		2.20		V	
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0					
V _{OL}	LOW level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 100 \mu A$		0	0.2		0.2] _v	
VOL	voltage; all outputs	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$		0	0.2		0.2] `	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1	
V _{OL}	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V	
V _{OL}	LOW level output voltage; BUS driver outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 8\text{mA}$		0.20	0.40		0.50	٧	
II	Input leakage current	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА	
I _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND			5		10	μА	
I _{CC}	Quiescent supply current; MSI	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μА	
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V$			500		850	μА	

NOTE:

AC CHARACTERISTICS

 $GND = 0V; \ t_r = t_f \leq 2.5 ns; \ C_L = 50 pF; \ R_L = 1 K\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	LIMITS 40 to +85 °	C	LIM -40 to -	UNIT		
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX		
			1.2	-	95	-	-	-		
tt	Propagation delay	Figure 1	2.0		32	61	-	75	ns	
t _{PHL} /t _{PLH}	SH _{CP} to Q ₇ '		I rigule i	2.7		24	45	_	55	113
		ΙΓ	3.0 to 3.6	_	18 ²	36	-	44		
			1.2	-	100	-	-	-		
	Propagation delay	Figure 2	2.0		34	65	-	77	ns	
t _{PHL} /t _{PLH}	ST _{CP} to Q _n	Figure 2	2.7	_	25	48	-	56	115	
		1 [3.0 to 3.6	T -	19 ²	38	<u> </u>	45		
			1.2		85	-	-	-		
	Propagation delay	Figure 5	2.0		29	56	-	66	20	
t _{PHL}	MR to Q ₇ '	I rigule 5	2.7		21	41	-	49	ns	
		1 [3.0 to 3.6		16 ²	33	-	33		
			1.2		85	-	-	-		
	3-State output enable time	Figure 3	2.0		29	56	-	66	no	
t _{PZH} /t _{PZL}	OE to Q _n	Figure 3	2.7		21	41	-	49	ns	
	0 - 10 - 11	1 [3.0 to 3.6		16 ²	33	-	39		
	_		1.2		65	-	-	-		
tt	3-State output	Figure 3	2.0	_	24	40	-	49	ns	
t _{PHZ} /t _{PLZ}	disable time OE to Q _n	rigule 3	2.7	T -	18	32	-	37	115	
			3.0 to 3.6	T -	14 ²	26	-	30	1	

^{1.} All typical values are measured at $T_{amb} = 25$ °C.

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

AC CHARACTERISTICS (Continued)

 $GND = 0V; \ t_{\Gamma} = t_f \leq 2.5 ns; \ C_L = 50 pF; \ R_L = 1 K\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION		LIMITS 40 to +85	°C		IITS +125 °C	UNIT	
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX		
	01:6: 1 1		2.0	34	10	-	41	-		
t_{VV}	Shift clock pulse width HIGH or LOW	Figure 1	2.7	25	8	T -	30	_	ns	
	Width High of Egy		3.0 to 3.6	20	6 ²	-	24	-		
	Otana wa ala ali mida a		2.0	34	7	_	41	_		
t_W	Storage clock pulse width HIGH or LOW	Figure 2	2.7	25	5	-	30	_	ns	
	Width Filor of Love		3.0 to 3.6	20	4 ²	T -	24	_		
			2.0	34	10	-	41	_		
t_{W}	Master reset pulse width LOW	Figure 5	2.7	25	8	-	30	-	ns	
	Width LOVV		3.0 to 3.6	20	6 ²	-	24	-		
			1.2	_	40	-	-	-		
+	Set-up time	Figure 4	2.0	26	14	-	31	_	ns	
t _{su}	D _S to SH _{CP}	Figure 4	2.7	19	10	-	23	_	ns	
			3.0 to 3.6	15	8 ²	-	18	-		
			1.2	_	40	-	-	-		
+	Set-up time	Figure 2	2.0	26	14	-	31	_	ns	
t _{su}	SH _{CP} to ST _{CP}	Figure 2	2.7	19	10	-	23	-	115	
			3.0 to 3.6	15	8 ²	-	18	-		
			1.2	_	-10	-	-	-		
4.	Hold time	Figure 4	2.0	5	-4	-	5	-	ns	
t _h	D _S to SH _{CP}	Figure 4	2.7	5	-3	-	5	_	115	
			3.0 to 3.6	5	-2 ²	-	5	-		
			1.2	_	-35	-	-	-		
+	Removal time	Figure 5	2.0	5	-12	-	5	_	ne	
rem	t _{rem} MR to SH _{CP}	Figure 5	2.7	5	-9	-	5	-	ns	
			3.0 to 3.6	5	-7 ²	-	5	-		
	Maximum clock		2.0	14	40	_	12	_		
f_{max}	pulse frequency	Figure 1, 2	2.7	19	58	-	16	_	MHz	
	SH _{CP} or ST _{CP}		3.0 to 3.6	24	70 ²	-	20	-		

NOTES:

^{1.} Unless otherwise stated, all typical values are at T_{amb} = 25°C.

^{2.} Typical value measured at V_{CC} = 3.3V.

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

AC WAVEFORMS

 V_M = 1.5V at $V_{CC} \ge 2.7V$ V_M = 0.5 * V_{CC} at $V_{CC} < 2.7V$

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the

output load.

 $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 2.7V$

 $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7 V$ $V_Y = V_{OH} - 0.3 V$ at $V_{CC} \ge 2.7 V$

 $V_Y = V_{OH} - 0.1V_{CC}$ at $V_{CC} < 2.7V$




Figure 1. Clock (SH_{CP}) to output (Q_7), propagation delays, the shift clock pulse width and the maximum shift clock frequency.




Figure 2. Storage clock (ST_{CP}) to output (Q_n) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time.




Figure 3. 3-State enable and disable times for input OE.




Figure 4. Data set-up and hold times for the data input (D_S).

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

AC WAVEFORMS (Continued)

 V_M = 1.5V at $V_{CC} \ge 2.7V$ $V_{\mbox{\scriptsize M}}$ = 0.5 * $V_{\mbox{\scriptsize CC}}$ at $V_{\mbox{\scriptsize CC}}<$ 2.7V

V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

 $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 2.7V$

 $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7 V$ $V_Y = V_{OH} - 0.3 V$ at $V_{CC} \ge 2.7 V$

 $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7 V$




Figure 5. Master reset (MR) pulse width, the master reset to output (Q7') propagation delay and the master reset to shift clock (SH_{CP}) removal time.

TEST CIRCUIT





Figure 6. Load circuitry for switching times.

74LV595

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	C	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT38-4				□ •	92-11-17 95-01-14	

74LV595

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT109-1	076E07S	MS-012AC				91-08-13 95-01-23	

74LV595

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT338-1		MO-150AC				94-01-14 95-02-04


74LV595


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm


SOT403-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽²⁾	Φ	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT403-1		MO-153				-94-07-12 95-04-04	

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

NOTES

8-bit serial-in/serial or parallel-out shift register with output latches (3-State)

74LV595

DEFINITIONS								
Data Sheet Identification	Product Status	Definition						
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04455

Let's make things better.

Philips Semiconductors



