












Table of Contents	Part Reference	Details of Revision










C









USB HOST/OTG




JTAG



USB HOST







Camera / SIM

I2C2_SDA	I2C2_SDA
I2C2_SCL	I2C2_SCL
CSI_RST	CSI_RST
CSI_MCLK	CSI_MCLK
CSI_PIXCLK	CSI_PIXCLK
CSI_VSYNC	CSI_VSYNC
CSI_HSYNC	CSI_HSYNC
CSI_PWDN	CSI_PWDN
CSI_DATA[7:0]	CSI_DATA[7:0]

CAMERA Connector AVIN Connector



DC/DC 1.8V



FUSE MAP

<Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000" - Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0		SD/SDHC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDC_H_RST pad (USDC_H_RST & 4 only)	SD Loopback Clock Source 0 - SDR104 and SDR104 only 1 - direct	
MMC/eMMC	0	1	1		Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Loopback Clock Source 0 - SDR104 and SDR104 only 1 - direct
NAND	1	BT_TOGGLEMODE		Pages in Block 00 - 128 01 - 64 10 - 32 11 - 16	Nand Number of Devices 00 - 1 01 - 2 10 - 4 11 - Reserved		Nand_Raw_Address, Bytes 00 - 3 01 - 4 10 - 4 11 - 5	


TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	HSPI - Half Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	HSPI - Half Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	HSPI - Full Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	HSPI - Full Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM		Muxing Scheme: 00 - A-D16 01 - A-D11 10 - A-D8 11 - Reserved		OneNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD		SD Calibration Step "00" - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit	Port Select: 00 - eSPI1 01 - eSPI2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 1.2V 1 - 1.8V	Reserved
MMC/eMMC		Bus Width: 00 - 1-bit 001 - 4-bit 010 - 8-bit 011 - 4-bit DDR (MMC 4.4) 100 - 8-bit DDR (MMC 4.4) 101 - 8-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) 111 - Reserved		Port Select: 00 - eSPI1 01 - eSPI2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SDI VOLTAGE SELECTION 0 - 1.2V 1 - 1.8V	Reserved
NAND		Single Mode: STANDBY, Standby Delay, Read Latency 000 - 16 GPM/CLK cycles 001 - 16 GPM/CLK cycles 010 - 16 GPM/CLK cycles 011 - 16 GPM/CLK cycles 100 - 16 GPM/CLK cycles 101 - 16 GPM/CLK cycles 110 - 16 GPM/CLK cycles 111 - 16 GPM/CLK cycles		BOOT_SEARCH_COUNT: 00 - 2 01 - 4 10 - 8 11 - 16		Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 12ms (JTAG NAND) 1 - 12ms (JTAG NAND)	Reserved

TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infinit-Loop (Debug USE only) 0 - Disabled 1 - Enabled	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)				
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SD/MMC Manufacture mode 0 - Enable 1 - Disable	L11-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GRP1_16 0 - Set 1 - Don't set	USDC_IOMUX_SIGON_BIT_ENABLE 0 - Disable 1 - Enable	USDC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDC_CMD_OE_PBE_EN (USDC_CMD_OE_PBE_EN)	LPB_BOOT (Core / DDR-Bus) 00 - LPB Disable 01 - 1 GPM/CLK (not freq) 10 - Div by 2 11 - Div by 4		BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLL[6:0] Delay target for SD/eMMC DLL. It is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

NAND MT29F32G08CBACA

1 page = (8K + 224 bytes)
1 block = (8K + 224 bytes) x 256 pages
= (1024K + 56K) bytes
1 plane = (1024K + 56K) bytes x 2048 blocks
= 17,280MB
1 LUN = 17,280MB x 2 planes
= 34,560MB

Boot Configuration



 freescale <small>SEMICONDUCTOR</small>		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
		ICAP Classification: FCP: FIUC: P/US:	
Designer: DESIGNER	Drawing Title: MCIMX6UL-CM		
Drawn by: DRAWN_BY	Page Title: BOOT CFG		
Approved: APPROVER	Size C	Document Number SCH-28617 PDF: SPF-28617	Drawn C1
Date: Wednesday, June 27, 2018	Sheet 9 of 13		

