## **SDRAM**

# 512K x 16Bit x 2Banks Synchronous DRAM

#### **FEATURES**

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
  - CAS Latency (2 & 3)
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

#### **GENERAL DESCRIPTION**

The M12L16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

#### ORDERING INFORMATION

Product ID	Max Freq.	Package	Comments
M12L16161A-5TG	200MHz	TSOP(II)	Pb-free
M12L16161A-7TG	143MHz	TSOP(II)	Pb-free
M12L16161A-7BG	143MHz	VFBGA	Pb-free


## **PIN CONFIGURATION (TOP VIEW)**

							1 2	3 4	5	6 7
VDD		0	50	☐ Vss		Α	VSS DQ15			DQ0 (VDD)
DQ0	F	2	49	□ V33 □ DQ15		В				(VDDQ) (DQ1)
DQ1		3	48	□ DQ14		В	(DQ14) (VSSQ)			(VDDQ) (DQ1)
Vssq		4	47	☐ Vssq		С	(DQ13) (VDDQ)			(VSSQ) (DQ2)
DQ2		5	46	DQ13						$\sim$
DQ3		6	45	DQ12		D	(DQ12) (DQ11)			(DQ4) (DQ3)
VDDQ		7	44	VDDQ			$\sim$			$\widetilde{\bigcirc}$
DQ4		8	43	☐ DQ11		Е	(DQ10) (VSSQ)			(VDDQ) (DQ5)
DQ5		9	42	☐ DQ10		F	DQ9 (VDDQ)			(VSSQ) (DQ6)
Vssq		10	41	☐ Vssq			VIDE VIDE			
DQ6		11	40	DQ9		G	(DQ8) (NC)			( NC ) ( DQ7 )
DQ7		12	39	DQ8						
VDDQ		13	38	☐ VDDQ		Н	(NC)(NC)			(NC)(NC)
LDQM		14	37	☐ N.C/RFU			NC (UDQM)			(LDQM) (WE)
WE		15	36	☐ UDQM		J				
CAS		16	35	☐ CLK		к	NC CLK			RAS CAS
RAS		17	34	☐ CKE						$\times$
CS		18	33	☐ N.C		L	(CKE) (NC)			$(NC)(\overline{CS})$
BA		19	32	□ A9						$\sim$
A10/AP		20	31	□ A8		М	BA A9			NC NC
A0		21	30	□ A7			(A8) (A7)			(A0) (A10)
A1		22	29	□ A6		N	A8 A7			AU AIU
A2		23	28	☐ A5		Р	(A6) (A5)			(A2) (A1)
A3		24	27	☐ A4	50PIN TSOP(II)					$\times$
VDD		25	26	☐ Vss	(400mil x 825mil) (0.8 mm PIN PITCH)	R	(VSS) (A4)			(A3) (VDD)
				-	(					

(6.4x10.1mm) (0.65mm ball pitch)



## **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior to new command.  Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address: RA0 ~ RA10, column address: CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write Enable	Enables write operation and row precharge.  Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t <sub>SHZ</sub> after the clock and masks the output. Blocks data input when L(U)DQM active.

Publication Date: Dec. 2009 Revision: 2.8

2/29

DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN,VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd,Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### **DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to Vss = 0V, Ta=0 to 70  $^{\circ}C$  )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	Vih	2.0	3.0	V <sub>DD</sub> +0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон =-2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lıL	-5	-	5	uA	3
Output leakage current	lol	-5	_	5	uA	4

**Note:**  $1.V_{\text{IH}}$  (max) = 4.6V AC for pulse width  $\leq$  10ns acceptable.

 $2.V_{IL}$  (min) = -1.5V AC for pulse width  $\leq$  10ns acceptable.

3.Any input  $0V \le V_{IN} \le V_{DD}$ , all other pins are not under test = 0V.

4.Dout is disabled,  $0V \leq V_{OUT} \leq V_{DD}$ .

## **CAPACITANCE** ( $V_{DD}$ = 3.3V, $T_A$ = 25 °C , f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	2.5	5.0	pF
ADDRESS	CADD	2.5	5.0	pF
DQ0 ~DQ15	Соит	4.0	6.5	pF

Publication Date: Dec. 2009 Revision: 2.8 3/29



#### **DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted,  $T_A = 0$  to 70 °C  $V_{IH}(min)/V_{IL}(max)=2.0V/0.8V$ )

Davamatav	Parameter Symbol Test Condition		CAS	Vers	sion		
Parameter	Symbol	rest Condition	Latency	-5	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min), loL= 0	130 100		mA	1	
Precharge Standby	Ісс2Р	CKE ≤ V <sub>IL</sub> (max), tcc =15ns		2	2		
Current in power-down mode	ICC2PS	$CKE \le V_{IL}(max), CLK \le V_{IL}(max), tcc =$	$\infty$	2	2	mA	
Precharge Standby Current in non	Ісс2N	CKE $\geq$ V <sub>IH</sub> (min), $\overline{CS} \geq$ V <sub>IH</sub> (min), tcc =1 Input signals are changed one time du		2	5	mA	
power-down mode	Icc2NS	CKE $\geq$ VIH(min), CLK $\leq$ VIL(max), tcc = Input signals are stable	0	mA			
Active Standby Current	Іссзр	CKE ≤ V <sub>IL</sub> (max), tcc =15ns		1	0		
in power-down mode	Icc3PS	$CKE \le V_{IL}(max), CLK \le V_{IL}(max), tc$	1	mA			
Active Standby Current in non power-down mode	Іссзи	CKE $\geq$ V <sub>IH</sub> (min), $\overline{\text{CS}} \geq$ V <sub>IH</sub> (min), tcc=' Input signals are changed one time du All other pins $\geq$ V <sub>DD</sub> -0.2V or $\leq$ 0.2V	2	5	mA		
(One Bank Active)	Іссзиѕ	CKE $\geq$ V <sub>IH</sub> (min), CLK $\leq$ V <sub>IL</sub> (max), tcc= $^\circ$ Input signals are stable	x	1	0	mA	
Operating Current	Icc4	IoL= 0mA, Page Burst	3	150	120		
(Burst Mode)	1004	All Band Activated, tccb = tccb (min)	2	150	120	mA	1
Refresh Current	Icc5	trc ≥ trc(min)	150	120	mA	2	
Self Refresh Current	Icc6	CKE≤0.2V			1	mA	

Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).


Publication Date: Dec. 2009 Revision: 2.8 4/29

<sup>2.</sup> Refresh period is 32ms. Addresses are changed only one time during tcc(min).



#### AC OPERATING TEST CONDITIONS (VDD= $3.3V \pm 0.3V$ , TA= 0 to 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig.2	



(Fig.1) DC Output Load circuit

(Fig.2) AC Output Load Circuit

#### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Dama water	Comple el	Ver	Version			
Parameter	Symbol	-5	-7	- Unit	Note	
Row active to row active delay	trrd(min)	10	14	ns	1	
RAS to CAS delay	trcd(min)	15	20	ns	1	
Row precharge time	trp(min)	15	20	ns	1	
Row active time	tras(min)	30	42	ns	1	
Row active time	tras(max)	100		us		
Row cycle time	trc(min)	48	63	ns	1	
Last data in to new col. Address delay	tcdl(min)		1	CLK	2	
Last data in to row precharge	trdl(min)		2	CLK	2	
Last data in to burst stop	tBDL(min)		1	CLK	2	
Col. Address to col. Address delay	tccp(min)		1	CLK	3	
Number of valid output data	CAS latency=3		2	00	4	
Number of valid output data	CAS latency=2		1	- ea	4	

**Note:** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

  The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.

Publication Date: Dec. 2009 Revision: 2.8 5/29



## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Dovo	meter	0		·5	-	7		Note
Para	meter	Symbol	Min	Max	Min	Max	Unit	
CLK cycle time	CAS Latency =3	tcc	5	1000	7	1000		
CLK Cycle time	CAS Latency =2	icc	7	1000	8.6	1000	ns	1
CLK to valid	CAS Latency =3	tsac		4.5		6	20	1
output delay	CAS Latency =2	ISAC		5		6	ns	'
Output data hold ti	tон	2		2		ns	2	
CLK high pulse wi	dth	tсн	2		2.5		ns	3
CLK low pulse wid	th	<b>t</b> cL	2		2.5		ns	3
Input setup time		tss	2		2		ns	3
Input hold time		tsн	1		1		ns	3
CLK to output in Low-Z		<b>t</b> sLZ	1		1		ns	2
CLK to output in	CAS Latency =3	touz		5.5		6	20	
Hi-Z	CAS latency =2	tsHZ		5.5		6	ns	

<sup>\*</sup>All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.


- 2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.

  If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

Publication Date: Dec. 2009 Revision: 2.8 **6/29**  M12L16161A

## **Mode Register**

	-	_													
BA	A10	Α9	A8	Α7	A6	A5	A4	A3	A2	A1	A0				
0	0	0	0	1								JEDEC Standard Test Set (refresh counter tes			
BA	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	Α0	•			
Х	Х	1	0	0	LTN	/IODE		WT		BL		Burst Read and S	Single Write (	for Write	
												Through Cache)			
BA	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1	A0	_			
			1	0								Use in future			
BA	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	Α0	•			
Х	Х	Х	1	1	٧	٧	٧	٧	٧	٧	٧	Vender Specific			
BA	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	•		v =Valid	
0	0	0	0	0	L	ГМОD	E	WT		BL		Mode Register So	et	x =Don't ca	ire
													Rit2_∩	\//T=∩	\ <b>//</b> T




Wrap type

	Bits6-4	CAS Latency
	000	R
	001	R
Latency mode	010	2
Latericy mode	011	3
	100	R
	101	R
	110	R
	111	R

**Mode Register Write Timing** 

Remark R : Reserved

Interleave



Publication Date: Dec. 2009 Revision: 2.8

Elite Semiconductor Memory Technology Inc.

7/29



## **Burst Length and Sequence**

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

#### (Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

#### (Burst of Eight)

Starting Address	Sequential Addressing	Interleave Addressing
(column address A2-A0, binary)	Sequence (decimal)	Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 device.

#### **POWER UP SEQUENCE**

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5.Issue mode register set command to initialize the mode register.
- Cf.)Sequence of 4 & 5 is regardless of the order.

Publication Date: Dec. 2009 Revision: 2.8 **8/29** 



#### SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	cs	RAS	CAS	$\overline{WE}$	DQM	ВА	A10/AP	A9~A0	Note	
Register	Mode Registe	r Set	Н	Х	L	L	L	L	X OP CODE		DE	1,2	
	Auto Refresh			Н	-	ı	L	Н	Х		Х		3
Refresh	O I ( D ) ( ) I	Entry	Н	L	1	_							3
	Self Refresh	Exit	L	н	L	Н	Н	Н	X		Х		3
D 1 4 () 0 D					<u>H</u>	X	X	X		` , ,			3
Bank Active & Rov	v Addr.		Н	Х	L	L	Н	Н	Х	V	Row A		
Read &	Auto Prechar	ge Disable	Н	X	L	Н	L	Н	Х	V	L	Column Address	4
Column Address	Auto Precharg	ge Enable									Н	(A0~A7)	4,5
Write & Column	Auto Precharç	ge Disable	Н	Х	L	Н	L	L	Х	V	L	Column	4
Address	Auto Precharge Enable		1				_	_			Н	Address (A0~A7)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
	Bank Selection	n	- 11	V	,			-	V	V	L	V	4
Precharge	Both Banks		Н	Х	L	L	Н	1   L	Х	X H X		4	
Clock Suppond or		Coto.			Τ	Χ	Χ	Χ	Х				
Clock Suspend or Active Power Dow		Entry H		L	L	V	V	V	^		X		
Active Fower Dow	/11	Exit	L	Н	Χ	Χ	Χ	Χ	Х				
		L'ote (	Н	_	Τ	Χ	Χ	Χ	Х				
Prochargo Power	Down Modo	Entry	П	L	L	Ι	Ι	Ι	^				
Precharge Power Down Mode Exit		Evit.		I	Τ	Χ	Χ	Χ	Х		X		
		L	П	L	V	V	<b>V</b>	^					
DQM		Н			Χ			V		Χ		7	
No Operation Con	amand	•	Н		Η	Χ	Χ	Χ	Х			•	
No Operation Command		H X		L	Н	Н	Н	^	X				

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

#### Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks idle state.

4. BA: Bank select address.

If "Low": at read, write, row active and precharge, bank A is selected. If "High": at read, write, row active and precharge, bank B is selected. If A10/AP is "High" at row precharge, BA ignored and both banks are selected.


5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at trp after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: Dec. 2009
Revision: 2.8 9/29

# Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency=3, Burst Length=1



:Don't Care



\*Note: 1. All inputs expect CKE & DQM can be don't care when  $\overline{CS}$  is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.


A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
	1	Enable auto precharge, precharge bank B at end of burst.

4.A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Χ	Both Banks


Publication Date: Dec. 2009 Revision: 2.8 11/29

## **Power Up Sequence**



: Don't care

## Read & Write Cycle at Same Bank @ Burst Length = 4




- \*Note: 1.Minimum row cycle times is required to complete internal DRAM operation.
  - 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
  - 3.Access time from Row active command. tcc\*(tRCD +CAS latency-1)+tsAC
  - 4. Ouput will be Hi-Z after the end of burst. (1,2,4,8 bit burst) Burst can't end in Full Page Mode.

Publication Date: Dec. 2009 13/29

Revision: 2.8

## Page Read & Write Cycle at Same Bank @ Burst Length=4




- \*Note: 1.To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
  - $2. Row\ precharge\ will\ interrupt\ writing.\ Last\ data\ input,\ trbl \ before\ Row\ precharge,\ will\ be\ written.$
  - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: Dec. 2009 Revision: 2.8 14/29




## Page Read Cycle at Different Bank @ Burst Length=4



<sup>\*</sup>Note: 1.  $\overline{\text{CS}}$  can be don't cared when  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high at the clock high going edge.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.


# Page Write Cycle at Different Bank @ Burst Length = 4



\*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2.To interrupt burst write by row precharge, both the write and the precharge banks must be the same.


# Read & Write Cycle at Different Bank @ Burst Length = 4



\*Note: 1.tcpl should be met to complete write.

Publication Date: Dec. 2009 Revision: 2.8 17/29

## Read & Write Cycle with auto Precharge @ Burst Length =4




:Don't Care

\*Note: 1.tcpl should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

Publication Date: Dec. 2009 Revision: 2.8 **18/29** 

# Clock Suspension & DQM Operation Cycle @ CAS Latency=2, Burst Length=4




:Don't Care

\*Note: 1.DQM is needed to prevent bus contention.

Publication Date: Dec. 2009

Revision: 2.8 19/29

## Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length=Full page



:Don't Care

\*Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of  $\overline{\text{RAS}}$  interrupt.

Both cases are illustrated above timing diagram. See the label 1,2 on them.

But at burst write, burst stop and  $\overline{RAS}$  interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycle".


3. Burst stop is valid at every burst length.

Publication Date: Dec. 2009

Revision: 2.8

20/29

## Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length=Full page



\*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2.Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trol.


DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.

Publication Date: Dec. 2009 Revision: 2.8 21/29

## Burst Read Single bit Write Cycle @ Burst Length=2



\*Note: 1.BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).


At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated.

Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.

Publication Date: Dec. 2009 Revision: 2.8 22/29

# Active/Precharge Power Down Mode @ CAS Latency=2, Burst Length=4




: Don't care

\*Note: 1.Both banks should be in idle state prior to entering precharge power down mode.

2.CKE should be set high at least 1CLK+tss prior to Row active command.

3.Can not violate minimum refresh specification. (32ms)

## Self Refresh Entry & Exit Cycle



: Don't care


#### \*Note: TO ENTER SELF REFRESH MODE

- 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  &  $\overline{\text{CAS}}$  with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
  - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

#### TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum tRc is required after CKE going high to complete self refresh exit.
- 7. 2K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: Dec. 2009 Revision: 2.8 **24/29** 




\*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

#### **MODE REGISTER SET CYCLE**

\*Note: 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  &  $\overline{\text{WE}}$  activation at the same clock cycle with address key will set internal mode register.

- 2.Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.

# **PACKAGE DIMENSIONS** 50-LEAD TSOP(II) SDRAM(400mil)




Symbol		Dimension in mm			Dimension in inch	
Syllibol	Min	Nom	Max	Min	Nom	Max
Α	-	-	1.20	-	-	0.047
A1	0.051	0.127	0.203	0.002	0.005	0.008
A2	0.95	1.00	1.05	0.037	0.039	0.041
В	0.30	-	0.45	0.012	-	0.018
B1	0.30	0.35	0.40	0.012	0.014	0.016
С	0.12	-	0.21	0.005	-	0.008
C1	0.10	0.127	0.16	0.004	0.005	0.006
D	20.82	20.95	21.08	0.820	0.825	0.830
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.394	0.400	0.405
L	0.40	0.50	0.60	0.016	0.020	0.024
L1		0.80 REF			0.031 REF	
е	0.80 BSC				0.031 BSC	
Υ	-	-	0.1	-	-	0.004
$\theta$	0	-	8	0	-	8

Controlling dimension : Millimeter

Revision: 2.8

# PACKING 60-BALL

# DIMENSIONS SDRAM (6.4x10.1 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
$A_1$	0.20	0.25	0.30	0.008	0.010	0.012
$A_2$	0.61	0.66	0.71	0.024	0.026	0.028
$\Phi_{b}$	0.30	0.35	0.40	0.012	0.014	0.016
D	6.30	6.40	6.50	0.248	0.252	0.256
Е	10.00	10.10	10.20	0.394	0.398	0.402
$D_1$		3.90			0.154	
E <sub>1</sub>		9.10			0.358	
е		0.65			0.026	

**Controlling dimension: Millimeter.** 

Publication Date: Dec. 2009 Revision: 2.8 27/29



# **Revision History**

Revision	Date	Description
0.1	1998.10.23	Original
0.2	1998.12.04	Add 200MHz
1.0	1999.12.10	Delete Preliminary     Rename the filename
1.1	2000.01.26	Add –5.5 Spec
1.2	2000.04.25	Correct error typing of C1 dimension
1.3	2000.11.27	<ol> <li>P5 Number of valid output data CAS Latency 3→ 2ea</li> <li>P17. P19. P21 Read Command shift right 1CLK</li> <li>P15. P19. P20 Precharge Command shift left 1CLK</li> </ol>
1.4	2001.02.22	P6 modify t <sub>OH</sub> –6(2ns) & -7(2ns)
1.5	2001.06.04	P3. P4 modify DC current
1.6	2001.09.07	P5 modify AC parameters
1.7	2002.03.20	1. P28 C1(Nom)=0.15mm→0.127mm 2. P28 delete symbol=ZD
1.8	2003.12.16	Modify stand off=0.051~0.203mm
1.9	2004.03.05	<ol> <li>Correct typing error of timing (t<sub>RC</sub>; t<sub>RP</sub>; t<sub>RCD</sub>)</li> <li>Add t<sub>RRD</sub> timing chart</li> </ol>
2.0	2005.05.10	Add "Pb-free" to ordering information
2.1	2005.07.07	1. Modify I <sub>CC1</sub> , I <sub>CC2N</sub> , I <sub>CC3N</sub> , I <sub>CC4</sub> , I <sub>CC5</sub> spec 2. Delete –5.5, -6, -8, -10 AC spec
2.2	2005.10.06	Add 60V FBGA
2.3	2005.11.15	Modify VFBGA 60Ball Total high spec
2.4	2007.05.03	Delete BGA ball name of packing dimensions
2.5	2007.06.11	Modify Pin Configuration (TOP VIEW)
2.6	2007.07.20	Modify $t_{RAS}$ (min) 40ns => 30ns and $t_{RC}$ (min) 55ns => 48ns
2.7	2008.09.10	Add Y spec. into TSOPII package dimension
2.8	2009.12.08	Modify the test condition of I <sub>IL</sub> Modify I <sub>CC3N</sub> test condition description     Modify the description about self refresh operation

Publication Date : Dec. 2009 Revision : 2.8 28/29

# **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Dec. 2009
Revision: 2.8 29/29