

# Microprocessor And Microcontroller

This download is Sponsored by:



Contributed By:
Annapurna Mishra
Silicon Institute Of Technology SIT

# **Disclaimer**

This document may not contain any originality and should not be used as a substitute for prescribed textbook. The information present here is uploaded by contributors to help other users. Various sources may have been used/referred while preparing this material. Further, this document is not intended to be used for commercial purpose and neither the contributor nor LectureNotes.in is accountable for any issues, legal or otherwise, arising out of use of this document. The contributor makes no representation or warranties with respect to the accuracy or completeness of the contents of this document and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. By proceeding further, you agree to LectureNotes.in Terms of Use.

This document was downloaded by: Kannan Kdp on 10th Aug, 2017.

# At LectureNotes.in you can also find

- 1. Previous Year Questions for BPUT
- Notes from best faculties for all subjects
- 3. Solution to Previous year Questions

www.lecturenotes.in




# Microprocessor And Microcontroller

Topic: Intel 8086 Microprocessor

Contributed By:

Annapurna Mishra
Silicon Institute Of Technology SIT





- -> 8086 microprocessor can be operated in two modes -
  - 1. Minimum mode
  - 2. Maximum mode.
- -> When only one 8086 CPU is to be used in a microcomputer system, 8086 up is used in the minimum mode of operation. In this mode the CPU issues the control signal required by memory and Vo devices.
- The multiprocessor system it operates in the maximum mode. In this mode the control signals are issued by '8288 bus controller which is used with 8086 for this purpose.
- → The MN/MX decides the operating modes
  of 8086.
- -> 8086 up pindescription is as follows
- → ADo AD 15: Address / Data lines. These are low-order address bus.. They are multiplexed with data lines.
- A16 A19: Higher order address lines. These are multiplexed with status signals.
  - -> A16/63, A17/84: NIG and A17 are multiplexed with segment identifier signal so and S4.
  - -> A18/S5: A18 is multiploxed with intermet status S5.
  - -> A19/56: A19 is multiplexed with status signal 56.
  - → BHE/Sq: Bus high enable/statusy. It is used to enable data onto the most significant bits of data bus 'Ds-Dis' The 8-bit interfacing devices connected to the upper half of the data bus use BHE signal.


(Read) . This signal is used for read operation. . 91 is active low . -> READY . This signal indicates that the peripheral is ready to transfor data. The Vo or memory sends acknowledgement through this Upin- This pin is betive high. -> RESET : This signal resets the system. This signal is active high. -> CLK : It requires clock frequency of 5,8 or 10 MHZ. -> INTR : Interrupt request. > NM1 : Non-maskable interrupt pin. > TEST : when this signal is active the microprocessor continues execution or also it waits st includes an additional test control during, wait states. -> Vec : Power supply of 45 to de Se- used? -> GND . Ground connection (ov). Pin Description for Minimum mode 6 -\* For minimum mode operation MN/MX pin is made HIGH (1) or +5v power supply. -> INTA : Interrupt acknowledgement signal. It is active low. On receiving interrupt signal . the processor issues an interrupt acknowledge signal. ALE: Address latch enable. The up sends this signal to latch the address.

-> DEN : Data Enable : -> This signal activates the external data bus buffers. -> 3-1 acts as an output enable signal, when the 3286 octal bus transcriver is used . > DT/R : - Data Transmit/Receive --> This signal controls the direction of dataflow . Atmough the transceiver the Intel 8236/8287. -> When "it is HIGH, data are sent out, 2 when it is Low, data are necessed. -> M/10 : - Memory / Irput output : -> When it is thigh, cru wants to access memory and when it is LOW, CPU wants to access input/output device > WR o - while control signal. -> When the this signal is Low the processor performs write operation. LI CHLDA: - Hold acknowledge signal. external device passes a hold request + HOLD : --> When any external device wants to use the address and databus, it sends a HOLD request to the processor through this pin.










-> It also tests the status and control flags

and updates these flags based on the resulte

prefetched by the BIU.

of the instruction.






Mindfire is a software service provider, with unrelenting focus on optimal software development and delivery.




Jase Register (bx):
BX register is used as a general purpose register
as well as to store the offset for forming physical
address in certain addressing modes.
Count Register ((x) :-
-> cx register is used as a default counter-
in case of string and Loop instructions.
->cx register is used for the count of the
no. of bits by which the contents of an
operand must be shifted or rotated during
the execution of the multibit shift or rotate
instructions.
Data Register (DX): -
-> Dx register is used in 1/0 operations to hold
the address of 1/0 port
-> Dx register also holds the oremainder after as a
woord division and holds the high-order birs ( 186)
of the result after a word multiplication (32-bit).  Segment Registers —
- CS CS CONTRACTOR OF THE CONT
SS II A TO THE RESERVE AND THE
SHOULD HAVE TO BE SHOULD SHOUL
Total No. 11 State of the State
Es de la
the transfer of the last transfer of the trans
A CONTRACTOR OF THE CONTRACTOR



the segment registers. -> Instruction Pointer (IP) --> The function of IP is similar to a program counter, but it contains the offset address instead of the actual address of the next instruction. -> IP contains the offset address within the codesegment. -> 1P is combined with the es to generate the address of the next instruction to be executed. -> 9-tack Pointer (SP) --> The contents of sp are used as offset from the current value of stack segment (ss) during the execution of instructions that involve the stack segment. Base Pointer (BP) --> BP also contains the offset within the stack segment (ss). BP contains the offset in the based addressing mode . -> There are two index registers, in 8086 microprocessor. They are - Source Index register (SI) Destination Index register (D1) The index registers are used as general purpose registers as well as for offset storage purpose. -> The st register is used to stoke the offset of source data in data segment and DI register is

used to stone the offset of destination data

in data or extra segment.





This flag is set when there is a carry from the MSB in case of addition or a borrow in case of subtraction . t.e carry from Dis bit for 16-bit operation. " Dy bit for 8 - bit operation. P-Flag -> Parrity flag is set when the ALU output has even parrity and is reset when the ALU output has odd partity. -> Partity is the count of 1's is, a number. AC-Flag -> The Ac flag is set when there is a carry after addition and horrow after subtraction between Do and Dy bit positions (for 8-bit data) and carry from Dy - Ds (for 16-bit data) Zeno (x) - Flag -> The z flog shows that the result of an Alwoperation is zono or the chon zono tes In. -> 9\$ 7=1, the result is xere. x=0, the result is nonzero. 8 - Flag -> This flag is set, when the result of any ALU operation is positive or negative. -> The MSB of the result shows the sign bit. -> 9f the sign bit = 0, the no. is positive - 1. the no is negative. for 8-bit operation, Dx bit represents the sign bit 16-bit operation, Dis bit




```
Overflow Flag
-> 3t is based on the (n-1) bit carry of the result
-> Over flow occurs when signed now are added or
   subtracted
-> 91 the result of a signed operation is large
   enough to be accomposated in a destination
   register, then overflow occurs
-> i.e for 8-bit operation,
         if there is a carry from D6 - D7 bit
                        OF is set (1).
      for 16 - bit op signed operation,
         if there is a carry from Dig - Dis bit of therew
                 OF is set (1)
     + 127 = 7 = 0111111
        + 01 +01 - 0000 0001
                       1000 0000 (804)
           OF = 1 (set)
  Lect Gas there is a carry from Po- By bit).
-> The TF = 1 (set), when the 8086 processor enters
                  into the single step mode
> In single step made the processor executes one
  instruction at a time too dubor and it is useful
  for debugging the programe.
```

This flag (IF) is set (1), when the maskable into or INTR is received by the processor > IF = 1 (set), if the INTR pin is enabled . = 0 (Reset), if the INTR pin is disabled. Direction flag = (DF) -> DF is used for string manipulation instructions. i.e the direction flag selects the increment or decrement mode for b1 and s1 registers in string instructions. ->9f, DF = 1 cset), the registers are automatically decrumented = 0 (Reset), the registers are automatically Incremented . Lecturenotes.i






Downloaded from www.LectureNotes.in. Contributed by Annapurna Mishra







Mindfire is a software service provider, with unrelenting focus on optimal software development and delivery.








Transcrivers (driver / receiver) and bidirectional buffer and some times they are called as data amplifiers. They are required to separate the valid data from the time multiplexed address/data signal. In 8086, the 74LS 245 or the Portel 8286 (octal bus transcrivers) are needed. They contain 16 tristate buffers, eight receivers and eight drivers. In 8086, two transcrivers are nequired as it has 16-bit data lines.



The bidirectional input/output lines are called to through A7 and B0 through B7. The C7 input is used to enable the buffer for operation. The DEN of 8086 is connected to C9 of the transcriver. The DEN indicates valid data is available on the data bus. On the other hand, the is available on the data bus. On the other hand, the logic level at the direction (DIR) input selects the direction in which data are transferred through the direction in which data are transferred through the transcriver to pass data from A Lines to B Lines. Switching DIR to Logic O reverses the direction of data transfer.




The system contains for the monitor and users pro storage. EPROMS are used for monitor storage, while R for users program storage. The system centain I/o devi for communication with the processor as well as some special purpose I/o Levices. The next component, other than the processor, that appears in the system is an 8284 clock generator. The clock generator generates the clock from crystal oscillator and then shapes it and divides it to make it more precise so that it was be used as an accurate timing reference for the system. The clock guierator also synchronises some external signals with the system clock. lecturenotes.in



# CLOCK CIENERATOR (8284)

The 8284 provides the following basic functions or signals to 8086 microprocessor.

- 1. clock generation.
- a RESET Synchronization
- 3. READY Synchronization



# Legardand AEN? enotes.In

The Enable pins are provided to quality the bus ready signals, RDY, and RDY2.

# RDY, and RDY2

in conjunction with AEN, and AENa pins to cause wait states in an 8086 - based system.

# ASYNC

The ready synchronization selection input selection input selection either one or two stages of synchronization for RDV, and RDV2 inputs.

# REALLY

Ready is an output pin that connects to the e086 READY input This signal is synchronized with RLV, and PLDY2 inputs

# X, and Xa

The crystal oscillator pins connect to an external crystal used as the timing source for the clock generator and all its functions

# FIC


The frequency/crystal select input chooses the clocking source for 8284. It this pin is held high, an external clock is provided to the ETI input pin; if it is held low, the internal crystal oscillator provides the timing signal.

#### EFI

The external brequency input is used when the FIZ pin is pulled high. EFI supplies the timing.

#### ELK

The clock output pin provides the cik input signal to the 8086 microprocessor. The cik pin has an output signal that is one-third of the



Crystal or FFL input trequency.

PCLK

The peripheral clock signal is one-sexth the crystal or Ell input provides a clock signal to the peripheral equipment in the system.

osc

The oscillator output is also at the same frequency as the crystal or EFI input. The osc output provides an EFI input to other 8284 clock generator.

to 8284. Heset input is an active low input

Le The trust Poutpul Dis Connected to 18086
RESET input pin.

CSYNC

The clock synchronication pin is used when the EFI input provides synchronization in systems with multiple processors. If the internal crystal oscillator is used this pin must be grounded.

GND Grounded


Vce +5.00 ± 10%. power supply.

# Power Saving Options & The power requirement of a microprocessor board is a very important aspect so while designing the power supply, there are many issues to be considered -> There are power saving methods based on oscillator frequency, power-down and idle modes supported by the microcontroller device Fully static Operation --> The operating frequency of Atmet devices are - The important factors in selecting the oscillator frequency and the power dissipation and the speed of operations required - Again, in few other applications, the power available for operating the instrument itself Lis Climited CI I Charled Cinstruments, the prower consumption must be as low as possible. -> In smart tx in instrumentation. Engineering applicati the power as well as signal (4-20 ma) both are transmitted over the two wince - 4 mA multiplied by the power supply voltage gives the minimum power available: For a 241 supply, this comes to 0.95 mw. Their the entire power consumption of the tx ckt must be well within or 96 mw. so considering this, the operating frequency of the processor may be designed. TIn larger timing generation application, the lew treg operation is justified



Mindfire is a software service provider, with unrelenting focus on optimal software development and delivery.







Mindfire is a software service provider, with unrelenting focus on optimal software development and delivery.