

5. Digital Data Communication Techniques

Asynchronous and Synchronous Transmission

In serial transmission signalling elements are sent down the line one at a time.


Each signalling element may be

- * 1 bit eg: Manchester code.
- * 1 bit eg: NRZ, FSK
- * more than one bit eg: QPSK

Various transmission impairments will corrupt the signal so that occasional errors will occur. In order for the receiver to sample the incoming bit properly, it must know the arrival time and duration of each bit that it receives.


Asynchronous transmission:

Data are transmitted one character at a time where each character is 5-8 bits in length. Timing/synchronization must be maintained between characters. The receiver has the opportunity to resynchronize at the beginning of each new character.



8 bit asynchronous character stream.

We use NRZ-L



Synchronous transmission

8 bit Flag	Control Fields	Data field	Control Fields	8 bit Flag
------------	----------------	------------	----------------	------------

Synchronous frame format

Types of errors:



* Single bit error

* Burst error

→ Error detection: 3 probabilities

P_0, P_1, P_2, P_3


Probabilities with respect to error in transmitted frame can be defined as 1) P_0 - Probability that a bit received is in error also known as the bit error rate (BER)

2) P_1 - Probability that a frame arrives

with no bit errors

3) P_2 - Probability that with an error detecting algorithm is used, a frame arrives with one or more undetected errors

4) P_3 - Probability that with an error detecting algorithm where we do frame arrives with one or more detected bit error but no undetected bit errors



$E = E'$ = error detecting
 $E = E'$ = error detecting code
 function.

Cyclic redundancy check

→ error detecting method:
 3 methods: 1) Modulo 2 Arithmetic

2) Polynomial
 3) digital logic

Given msg. $D = 1010001101$ (10 bits)

Pattern $P = 11010$ (5 bits)

Fcs. $R =$ to be calculated (5-bit)

$n = 15$ $m - k = 5$ $k = 10$

The message multiplied by

yielding



cyclic Redundancy Check (CRC) 0/0

→ Modulo 2 Arithmetic:

- using XOR technique.
- Select data, select divider, attach one (2) bit less than divider

Define $T = n$ bit frame to be transmitted

$D = k$ bit block of data or msg, the first k bits of D

$F = (n-k)$ bit Forward Connection Sequence Frame Check Sequence (FCS), the last $n-k$ bit of T

$P =$ Pattern of $n-k+1$ bits this is a predetermined divisor

Give $T = 2^{n-k} D + F$

$Q \rightarrow$ Quotient $\frac{2^{n-k} D}{P} = Q + \frac{R}{P} \quad \text{--- (1)}$
 $R \rightarrow$ Remainder

$T = 2^{n-k} D + R \quad \text{--- (2)} \quad \frac{T}{P} = \frac{2^{n-k} D + R}{P}$

$= \frac{2^{n-k} D}{P} + \frac{R}{P} = Q + \frac{R}{P} \quad (\text{In XOR } \Rightarrow 1+1=0, 0+1=1)$

$= Q + 0 = Q$

1. Given

$D = 1010001101$ (10 bits)

Pattern, $P = 110101$ (6 bits)

$F =$ to be calculate (5 bits)

i.e. $n = 15, k = 10, n-k = 5$

2. The msg is multiplied by 2^5 yielding 2^5 , yielding 101000110100000
3. The product is divided by P

$$\begin{array}{r}
 110101 \overline{) 101000110100000} \\
 \underline{110101} \\
 11101 \\
 \underline{110101} \\
 1111010 \\
 \underline{110101} \\
 101110 \\
 \underline{110101} \\
 101100 \\
 \underline{110101} \\
 100010 \\
 \underline{110101} \\
 01110 \leftarrow R
 \end{array}$$

Remainder is added to $2^5 D$ to give.

10100011010110

If there is no error the received receives
inack

The received frame is divided by 110101

$$\begin{array}{r}
 10100011010110 \\
 \underline{110101} \\
 111011010110 \\
 \underline{110101} \\
 01101010110 \\
 \underline{011010} \\
 000000000000 \\
 \underline{000000} \\
 000000000000 \\
 \underline{000000} \\
 000000000000 \\
 \underline{000000} \\
 000000000000 \\
 \underline{000000} \\
 000000000000
 \end{array}$$



Because there is no remainder it is assumed
that there have been no errors.

8 → 01110

2) Polynomials:

Express all values as polynomials in a
dummy variable x with binary co-efficient.
The co-efficient corresponding to the binary
number

eg: $D = 110011$

$$D(x) = x^5 + x^4 + x + 1$$

eg: 110011

$$x^4 + x^3 + 1$$

Arithmetic operation is again modulo 2

$$\frac{x^{n-k} p(x)}{p(x)} = Q(x) + \frac{R(x)}{p(x)}$$

$$T(x) = x^{n-k} D + R(x)$$

eg: $D = 1010001101$

$$P = 110101$$

$$D(x) = x^9 + x^7 + x^3 + x^2 + 1$$

$$P(x) = x^5 + x^4 + x^2 + 1$$

To find the ogmand data word left shift the data
word 5 bits. Multiplying by x^5

$$X^5 D(x) = X^{14} + X^{12} + X^8 + X^7 + X^5$$

$$\% P(x) = X^5 + X^4 + X^2 + 1$$

$$X^5 \overline{) X^{14} + X^{12} + X^8 + X^7 + X^5}$$

$$X^{14} + X^{13} + X^{11} + X^9 = 0011$$

$$X^{13} + X^{12} + X^{11} + X^9 + X^8 = 000$$

$$X^{12} + X^{11} + X^{10} + X^8 + X^5 = 0011$$

$$X^{11} + X^{10} + X^9 + X^7 + X^6 = 000$$

$$X^{10} + X^9 + X^8 + X^6 + X^5 = 000$$

$$X^9 + X^8 + X^7 + X^6 + X^5 = 000$$

$$X^8 + X^7 + X^6 + X^5 = 000$$

$$X^7 + X^6 + X^5 = 000$$

$$X^6 + X^5 = 000$$

$$X^5 = 000$$

$$X^4 + X^3 + X^2 + X + 1 = 000$$

$$X^3 + X^2 + X + 1 = 000$$

$$X^2 + X + 1 = 000$$

$$X + 1 = 000$$

$$1 = 000$$

$$\text{The code word} = X^{14} + X^{12} + X^8 + X^7 + X^5 + X^4 + X^3 + X^2 + X + 1$$


DIGITAL LOGIC

$$D = 1010001101, P = 110101$$

$$D(x) = X^9 + X^7 + X^3 + X^2 + 1, P(x) = X^5 + X^4 + X^2 + 1$$


Since length of FCS is five (X^5). There should be five shift registers. The process begins with the shift registers cleared. The msg/dividend is then entered one bit at a time starting with MSB. The table shows step by step operation as the input applied one bit at a time.

- Each row shows the value currently stored in the five shift register elements and the value that appears at the output of 3 XOR units. The value of next input bit, which is available for operation of next step.



	C_4	C_3	C_2	C_1	C_0	$C_4 \oplus C_3 \oplus I$	$C_3 \oplus C_2 \oplus I$	$C_2 \oplus C_1 \oplus I$	$C_1 \oplus C_0 \oplus I$
initial	0	0	0	0	0	1	1	1	1
1:	1	0	1	0	1	1	1	1	1
2:	1	1	1	1	1	1	1	1	1
3:	1	1	1	1	0	1	1	1	0
4:	1	0	0	1	1	1	1	1	0
5:	1	0	0	1	0	1	1	1	0
6:	1	0	0	0	1	1	1	1	0
7:	0	0	0	1	0	1	1	1	0
8:	1	0	0	0	1	1	1	1	0
9:	1	0	1	1	1	1	1	1	0
10:	0	1	1	1	0	1	1	1	0

Error Correction



on the transmission end each k bit block of data is mapped into an n bit block $(n > k)$ called a code word using forward error correction encoder. The code word is then transmitted during transmission. Some error may occur at the receiver the incoming signal is demodulated to produce a bit stream similar to original code word but may contain errors. This block is passed through forward error correction method with one of

1. If there are no bit error the i/p to the FEC decoder is identical to original code word & " decoder produces the " block as data block o/p
2. For certain error patterns it is possible for the decoder to detect & correct that error.
3. For certain error patterns the decoder can detect but not correct the errors. In this case decoder simply reports an uncorrectable error.
4. For certain error patterns the decoder can't detect that any errors have occurred and maps the incoming n bit data block into a k bit block that differs from the original k -bit block.

HAMMING DISTANCE

To transmit k bits
The hamming distance between two n -bit binary sequences x_1 and x_2 is

the no. of bits in which v_1 and v_2 are differing
 eg: $v_1 = 011011$ $v_2 = 110001$ $d(v_1, v_2) = 3$

To transmit k bits of data, it is mapped into
 unique n -bit code word.

Data block	code word
00	00000
01	00111
10	11001
11	11110

If we received 00100 which not in code word.

$d(00000, 00100) = 1$
 $d(00111, 00100) = 2$
 $d(11001, 00100) = 3$
 $d(11110, 00100) = 4$

eg: 01010 is received.

$d(00000, 01010) = 2$
 $d(11110, 01010) = 2$

The ratio of redundant bit to data
 bits $\frac{(n-k)}{k}$ is called redundancy of the code.

The ratio of data bits to total bit is called the
 code rate.

$$(n-k)/k \quad k/n = \frac{2}{5}$$

* The code rate is the measure of how much additional bandwidth required to carry data at the same data rate as without the code.

The design of code is equivalent to $VC = f(Vd)$

Vc : Vector of n -code word bits.

Vd : Vector of k data bits.

For code consisting of code word w_1, w_2, \dots, w_s

$$s = 2^n \quad \text{and} \quad d_{\min} = \min_{i \neq j} [d(w_i, w_j)]$$

