


(MM) MICROPROCESSORS AND MICROCONTROLLERS

MODULE - 3

8086 Interrupts

An interrupt is a special condition that arises during the working of a microprocessor. The microprocessor services the interrupts by executing a Interrupt Service Routine (ISR).

There are 3 sources of interrupts in 8086.



1. Hardware Interrupts (External Interrupts) :

These interrupts arise as signals on the external pins of the microprocessor. 8086 has two pins to accept hardware interrupts.

- (i) NMI (Non-Maskable Interrupt)
- (ii) INTR

2. Software Interrupts (Special instructions) :

These interrupts are caused by using

The software interrupt instructions $INTn$, where 'n' can be any value from 0 to 255 (00H to FFH). Hence, all 256 interrupts can be invoked by software.

3. Internally Generated Interrupts (Conditions produced by the program):

8086 is interrupted when some special condition occurs while executing certain instructions in the program.

eg. - An error in division automatically causes the INTO interrupt.

Interrupt Vector Table (IVT)

IVT stores the address of the ISR (as the interrupt program).

The IVT contains ISR address for the 256 interrupts. Each ISR address is stored as CS and IP.

As each ISR address is of 4 bytes (2 - CS ^{high & lower} and 2 - IP ^{high & lower}).


Each ISR address requires 4 locations to be stored.

These are 256 interrupts: $INT0 \rightarrow INT255$, therefore, total size of the IVT is

$$256 \times 4 = \underline{\underline{1 \text{ KB}}}$$

The first 1 KB of the memory address 00000H to 003FFH are reserved for the NT.


Whenever an interrupt INT_n occurs, microprocessor does $n \times 4$ to get values of IP and CS + offset from the IRT and hence, performs the ISR.



Q. The starting address for a type π interrupt service procedure is $1112:1314$. Show where & in what order this address should be placed in the 8086 IRT.

Interrupt $\pi \Rightarrow INT\pi$

\therefore Addr $\Rightarrow 4 \times \pi = 28 \Rightarrow 001CH$



Dedicated Interrupts

1. INT0 (Divided error) : (ISR addr $\Rightarrow 0 \times 4 = 0000H$ in IRT) ^{offset}

This interrupt occurs whenever there is a division error, i.e., ① when the result of a division is too large to be stored. i.e., ② when divisor is very small as compared to the dividend or divisor is zero.

2. INT1 (Single stepping) : (ISR addr $\Rightarrow 1 \times 4 = 0004H$ in IRT)

Microprocessor executes this interrupt after every instruction if the TF is set. It pauses after a single instruction.

It puts microprocessors in single stepping mode; i.e., the microprocessor pauses after executing every instruction.

3. INT2 (Non Maskable Interrupt) : (ISR addr : $2 \times 4 = 0008H$)

The microprocessor executes this ISR in response to an interrupt on the NMI line.

4. INT3 (Breakpoint Interrupt) : (ISR addr : $3 \times 4 = 000CH$)

This interrupt is used to cause breakpoints in the program. It is caused by executing the instruction `INT03H` or simply `INT3`.

It is used for debugging large programs where single stepping is inefficient. It is used to break from a large program.

5. INT4 (Overflow Interrupt) : (ISR addr : $4 \times 4 = 0010H$)

This interrupt occurs if the overflow flag is set and the MP executes the `INT0` instr. It is used to detect overflow error in signed arithmetic operations.

6. INT5 — INT31 (Reserved) :

These levels are reserved by Intel to be used in higher processors like 80386, pentium, etc. They are not available to the user.

Hardware Interrupts


1. NMI (Non-Maskable Interrupt) :

This is a non-maskable, edge triggered, high priority interrupt. On receiving an interrupt on NMI line, the μP executes INT2. The IF has no effect on this interrupt.

2. INTR :

This is a maskable, level triggered, low priority interrupt.

On receiving an interrupt on INTR line, the μP executes 2 INTA pulses.



1st INTA pulse : The interrupting device calculates (prepares to send) the vector number. INTR, unlike NMI, does not know the address of the ISR. Thus, when INTR is received, the device sends (asking the μP to execute).

2nd INTA pulse : The interrupting device sends the vector number 'n' to the μP . In the 2nd INTA, the vector number or address of interrupt is sent by the device to the μP .

Now μP multiplies $n \times 4$ and goes to the corresponding location in the IUT to obtain the ISR address.

INTR is maskable by using IF flag

→ INTR is a maskable interrupt.

It is masked by making $IF = 0$ by software through ~~CLI~~ CLI instruction. (clear interrupt flag)

It is unmasked by making $IF = 1$ by software through STI instruction. (set interrupt flag)

Response to Any Interrupt (Interrupt Cycle)

1. The μP will PUSH flag registers into the stack.

SS : $[SP - 1]^{FH \text{ (higher)}}$, $[SP - 2]^{FL \text{ (lower)}} \leftarrow \text{flag}$.

$SP \leftarrow SP - 2$


2. Clear IF and TF in the flag registers and thus disables INTR interrupt.

$IF \leftarrow 0$, $TF \leftarrow 0$.

3. PUSH CS into the stack. (stores the base address of the currently running program.)

SS : $[SP - 1]^{CSH}$, $[SP - 2]^{CSL} \leftarrow CS$

$SP \leftarrow SP - 2$



4. PUSH IP into the stack. (stores the offset of the currently running program)

$$SS: [SP - 1]^{IPH}, SS: [SP - 2]^{IPK} \leftarrow IP$$

$$SP \leftarrow SP - 2$$

5. Load new IP from the IVT

$$IP \leftarrow [n \times 4], [n \times 4 + 1]$$

loading the IP & CS of the requested program to the CS & IP.

6. Load new CS from the IVT

$$CS \leftarrow [n \times 4 + 2], [n \times 4 + 3]$$

Since CS and IP get new values, control shifts to the address of the ISR and continues to execute ISR till the execution of IRET instruction and returns to the main program in the following steps.

Response to IRET instruction

1. The MP will restore IP from the stack.

$$IP \leftarrow SS: [SP]^{IPK}, SS: [SP + 1]^{IPH}$$

$$SP \leftarrow SP + 2$$

the values in the stack are popped.

2. The MP will restore CS from the stack.

$$CS \leftarrow SS: [SP]^{CSK}, SS: [SP + 1]^{CSH}$$

$$SP \leftarrow SP + 2$$

(iii) The μp will ~~receive~~ ~~receive~~ ~~receive~~ FLAG register from the stack ~~flag~~.

(ISR)

$$Flag \leftarrow SS: [SP]^{FL}, SS: [SP+1]^{FH}$$

$$SP \leftarrow SP + 2$$

Interrupt Priorities

Interrupt	Priority	
	Simultaneous Occurrence	To interrupt another ISR
Divide Error, INTn	1 (Highest) <small>If all the interrupts occur simultaneously, the order of priority</small>	Can interrupt any ISR.
NMI	2	Can interrupt any ISR.
INTR	3	Cannot interrupt an ISR.
Single stepping	4 (Lowest)	Cannot interrupt an ISR.

1. Simultaneous Occurrence : When more than one interrupt occur simultaneously then, all s/w interrupts enter single stepping, get the highest priority.

2. Ability to interrupt another ISR

Since software interrupts (INTn) are non-masked they ~~can~~ ~~can~~ ~~can~~ an interrupt any ISR.

NMI is also non-maskable hence it can also interrupt another ISR as both are disabled before μp enters an ISR by

$IF \leftarrow 0$ and $TF \leftarrow 0$

// $TF \rightarrow$ Trap flag.

Interrupt Service Routine (ISR)

An interrupt service routine (ISR) is a software ~~routine~~ that involves hardware in response to an interrupt. After the execution of ISR, the main program continues its execution further from the point at which it was interrupted.


Interrupt Programming

While programming for any type of interrupt, the programmer must, either externally or

Interrupt and Polling

Interrupt : Interrupt is a hardware mechanism in which the device notifies the CPU that it requires its attention. ^{performs ISR only when a request comes}

~~Diagram~~



- NMIC (1)
- INTR 1
-

Polling : In polling, it is not a hardware mechanism.

It is a protocol in which CPU steadily checks whether the device needs attention. The CPU checks all the interrupt lines in regular intervals, and if any one of them is 'on', it performs the interrupt.

Difference b/w Interrupt & Polling

Interrupt Method

(i) In interrupt, the device notifies the CPU that it requires its attention.

(ii) An interrupt is not a protocol; it is a hardware mechanism.

Polling Method

~~Diagram~~ In polling, CPU steadily checks whether the device needs attention.

It is a protocol & not a hardware mechanism.

(iii) In interrupt, the device is serviced by interrupt handler. In polling, the device is serviced by CPU.

(iv) Interrupt can take place at any time. CPU steadily polls the device at regular or proper intervals.

(v) In interrupt, request line is used as indicator for indicating that device requires servicing. In polling, command ready bit is used as an indicator for indicating that a device requires servicing.

(vi) processor time is not ~~pro~~ countless processor cycles are wasted.



8259

These are control logic, read/write logic, Data bus buffer, interrupt Register (IRR), ISR, INR and PR & cascade buffer.

The data bus & its buffer are used for the following activities:

(i) The processor ~~sends~~ sends control word to data bus buffer through $D_0 - D_7$.

Block diagram of 8259 (PIC) Programmable Interrupt Controller - PIC



$8 \times 8 = 64 \text{ int}$

8259 is a chip that helps in the proper management of interrupts to 8086. Multiple 8259 are cascaded to select multiple interrupts. 8259 receives the interrupt from the devices and passes it to 8086 for processing. It has cascading lines to select the various 8259 connected. Since there are only 8 interrupt pins, 2 bits are required to represent each slave 8259. (000 to 111).

(ii) The processor reads 8 bits word from data bus buffer through $D_0 - D_7$.

(iii) From the data bus buffer, the 8259 send type no. or the opcode & address through $D_0 - D_7$ to the processor.

Interrupt Request Register (IRR) :

The interrupts at the IR i/p lines are handled by interrupt request register internally. It stores all the interrupt request in it and orders to serve them 1 by 1 on to the priority basis.

Priority Resolver (PR) :

The unit determines the priorities of the interrupt request. In default case, the IR₀

the highest priority while the IR_7 has the lowest.

In - Service Request (ISR):

It keeps a track of the request being served. That means this stores all the interrupt request those are being served.

Interrupt Mask Register (IMR):

The IMR stores the bits required to mask the interrupt lines to be masked.

Interrupt Control Logic:

This block manage the interrupt & the interrupt acknowledgement signal is send to the CPU for serving 1 of the 8 interrupt request.

Data Bus Buffer:

The buffer interface internal 8259 A ~~to~~ bus to the μp data bus.

Read / Write Control Logic:

This circuit accept & decode commands from the CPU. This block allow the status of the 8259 A to be transferred

on to the data bus. This block stores & compares the IDs of all 8259 A used in the system.

Cascade Buffer :

This helps to select the cascaded 8259 chips using the CAS lines.

Q. Write the conditions which cause 8086 to perform Type 1, Type 2 & Type 3 interrupts.
↓ single stepping ↓ NMI ↓ Breakpoint.

Q. Discuss 8086 interrupt acknowledgement cycle.

Q. Draw the architectural blk diagram of 8259 and explain each functional part.

Q. Give description of (i) Non-maskable (ii) maskable interrupts.

Q. Brief description of ISR.

Q. Advantages of polling over interrupt scheme.

Q. Explain INT with diagram.

Q. Explain dedicated interrupts of 8086.