
Author: Bharat Acharya Sem IV – Electronics Mumbai 2018

8086 MINIMUM MODE CONFIGURATION





BHARAT ACHARYA EDUCATION

Videos | Books | Classroom Coaching E: bharatsir@hotmail.com M: 9820408217

- 1) 8086 works in Minimum Mode, when MN/ MX = 1.
- 2) In Minimum Mode, 8086 is the ONLY processor in the system.

The Minimum Mode circuit of 8086 is as shown above.

- 3) Clock is provided by the 8284 Clock Generator.
- 4) Address from the address bus is latched into 8282 8-bit latch.

Three such latches are needed, as address bus is 20-bit.

The ALE of 8086 is connected to STB of the latch.

The ALE for this latch is given by 8086 itself. #Please refer Bharat Sir's Lecture Notes for this ...

5) The data bus is driven through 8286 8-bit transreceiver.

Two such transreceivers are needed, as the data bus is 16-bit.

The transreceivers are enabled through the **DEN** signal, while the direction of data is controlled by

the $\overline{DT/R}$ signal. \overline{DEN} is connected to \overline{OE} and $\overline{DT/R}$ is connected to T. Both \overline{DEN} and $\overline{DT/R}$ are given by 8086 itself.

DEN	DT/R	Action	
1	X	Transreceiver is disabled	
0	0	Receive data	
0	1	Transmit data	

6) Control signals for all operations are generated by decoding M/ $\overline{10}$, \overline{RD} and \overline{WR} signals.

Programme For doubts contact Bharat Sir on 98204 08217

M/ IO	RD	WR	Action
1	0	1	Memory Read
1	1	0	Memory Write
0	0	1	I/O Read
0	1	0	I/O Write

- 7) M/ IO, RD, WR are decoded by a 3:8 decoder like IC 74138.
- 8) Bus Request (DMA) is done using the HOLD and HLDA signals.
- 9) INTA is given by 8086, in response to an interrupt on INTR line.
- 10) The Circuit is simpler than Maximum Mode but does not support multiprocessing.