		T4 (prev)	T1	T2	T3	Tw	T4
AD ₀ -AD ₁₅	Time MUXed addr-data lines		Address			Data	
	Time MUXed addr-status lines		Most sig. addr lines for m/m ops	Status info	availabl	e during m	/m or I/O ops
	Low during I/O ops						
$AD_{16}/S_3 - A_{19}/S_6$	S6 - always low						
	S5 - status of IF						
	S4, S3 - indicate which seg reg is						
	presently being used for m/m access						
			0 for R/W/INTA cycles				
BHE/S ₇			whenever byte to be	Status info ava	ailahlo		Status info
<u>DITE</u> / 3 ₇			transferred from higher -	Status IIIIO ava	שומטווג		available
			> lower byte				
RD	0 => processor performing m/m or I/O			State dur	ing read	cycle	
<u>KD</u>	read op			State dai		Cycic	
READY	ACK from slow devices or m/m -						
NLAD I	completed data transfer						
	Level triggered						
INTR	Sampled during last cycle of each						
	instruction	_					
TEST	Examined by a WAIT instruction						
-	0 => continue; 1 => idle	1					
NMI	Edge triggered						
	Causes a Type 2 interrupt	4					
RESET	Terminate cur act., start from FFFF0H						
	Restarts execn when it returns to low	4					
CLK							
Vcc							
GND							
MN/ <u>MX</u>							
		1					
M/IO	0 => IO op; 1 => m/m op						

M/<u>IO</u>

0 => IO op; 1 => m/m op Logically equivalent to <u>S2</u>

	<u>INTA</u>	0 => interrupt accepted		Active low in each int	errupt cycle	
	ALE	Availability of valid addr on AD lines				
Min		Dir of data flow thru transreceivers				
Min Mode	DT/ <u>R</u>	1 => send out; 0 => receive		Active		
iviode		Logically equivalent to <u>S1</u>				
	DEN	Availability of valid data on AD lines				
	<u>DEN</u>	Enable bidir buffers to separate D from	AD			
	HOLD					
	HLDA					
	c2 c1 c0	Status lines - type of op by processor	Activo	Dassivo		Active for next
	<u>s2</u> , <u>s1</u> , <u>s0</u>	Change in T3 => start of new cycle	Active	Passive		bus cycle
Max	LOCK	0 => other bus masters prevented				
Mode	<u>LOCK</u>	from gaining the system bus				
	QS ₁ , QS ₀	Queue Status				
	RQ_0/GT_0 , RQ_1/GT_1					

Active High	Tristate during INTA & local bus ACK cycles
	Tristate off during local bus ACK cycles

Active Low	Status - Tristated during HOLD
Active Low	Tristated during HLDA
Active High	Synchronized by 8284A
Active High	Internally synchronized
	Internally synchronized
	Internally synchronized
Active High for >=4 CLK cycles	Internally synchronized

Tristated during local bus HLDA
Active from prev T4 to current cycle T4

S4	S3	Segment
0	0	ES
0	1	SS
1	0	CS/none
1	1	DS

<u>BHE</u>	Α0	Indication	
0	0	Whole Word (2B)	
0	1	Upper byte from/to odd addr	
1	0	Lower byte from/to odd addr	
1	1	None	

D0-D15
r D8-D15
r D0-D7

<u>S2</u>	<u>\$1</u>	<u>S0</u>	Indication
0	0	0	INTA

Active High	Never Tristated
	Tristated during HLDA
	Active from prev T4 to current cycle T4
	Active from middle of T2 to middle of T4
	Tristated during HLDA

0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Code access
1	0	1	Read m/m
1	1	0	Write m/m
1	1	1	Passive

	Tristate off during HLDA

QS1	QS0	Indication
0	0	No operation
0	1	1st byte of opcode from queue
1	0	Empty queue
1	1	Subsequent byte from queue