

## MODULE-6

### Basic principles of switching

Switches are devices capable of creating temporary connection b/w two or more devices linked to the switch. Some of them are connected to the n-system and others are used for routing.






Fig. Switched hardware network.



### → Circuit switched network



### → Three phases:

1. Connection Setup
2. Data transfer
3. Connection teardown

A device sends a request to M if M is ready then it gives a acknowledgment then there is a data path.


Data path exist till it completes the transferring after completion it disconnects.

→ Efficiency of circuit switched n/w  
It is not much efficient compared to technique.

(batching switching)

Before completion of the transfer medium included it can't communicate with other.

DELAY is comparatively less due to direct connection.




Packet Switching:-

① Datagram

② Virtual circuit

DATAGRAM network

• Packet is datagram.



- Packets are transmitted randomly without any order.
- It is a connectionless approach (because this switch doesn't give information about the connection state).
- Implement in network layer.

• Routing table is present in every router.

Routing table contains destination and packets.

destn address	o/p Port
1232	1
4150	2
9130	3





fig: Routing table in datagram network



- Destination address: Location to be data trans.
- Efficiency is more.
- Delay is high bcz not a dedicated path
- Greater delay than Virtual circuit and circuit switching



Delay in datagram network.

Here the packet travel through two switch there are three transmission time ( $3T$ ), 3 propagation delay ( $3T$ ) and two waiting time ( $w_1 + w_2$ ) while ignoring the processing time in each switch.


$$\text{Total delay} = 3T + 3T + w_1 + w_2$$

### VIRTUAL CIRCUIT NETWORK



It is implemented in

- It is a cross between circuit switch network and a datagram network. It have some characteristic of both. As in circuit switch it has there are setup and teardown phases in addition to data transfer.
- Resources can be allocated during the setup phases as in a circuit switched network or on demand as in a datagram network.
- As in a datagram network data are packetized and each packet carries an address in the header. But the header has local jurisdiction not an end-to-end jurisdiction.
- As in circuit switched n/w all packets follow same path established during the connection.
- A virtual circuit network is normally implement in datalink layer while circuit switched n/w is implemented in physical layer and datagram n/w in the n/w layer.




→ OSI model 7 Layers

Physical Layer	- Circuit Switching
Data Link	- Virtual Circuit
Network Layer	- Datagram
Transport	- TCP
Session Layer	- End to End connect <sup>n</sup>
Presentation	
Application Layer	

## Addressing

- Global addressing
- Virtual circuit identifies
  - local virtual/virtual valid addressing
  - Globally valid addressing is Global addressing


## Virtual circuit identifies



## THREE PHASES


- \* Set up phase
- \* Tear down phase
- \* Data transfer

## DATA TRANSFER PHASE





## Addressing




Source to destination data transfer in a virtual circuit n/w

## Set up phase


- + Set up request
- + Set up acknowledgment

## → Set up request:




Set up request in virtual circuit n/w

## → Set up Acknowledgment



Setup ack in virtual circuit network

- Efficiency is high compared to others.
- Delay in virtual circuit n/w.



Total delay =  $3k + 3T + \text{setup delay} + \text{teardown delay}$

- Circuit switched technology in WAN

Switching at the data link layer in a switched WAN is normally implemented by using virtual circuit technique.

### Structure of a Switch


→ Structure of a circuit switch.

- 1) Two space division switch
- 2) Time division switch.

→ Space Division Switching


- \* Crossbar switch
- \* Multi stage switch.

→ Crossbar switch.



To reduce no. of crosspoints we introduce next method. i.e.

→ Multi stage switch.



multistage switch.



At stage-1  $N/n (n \times n)$  switches  
 At stage-2 we use  $k (N/n \times N/n)$  switches  
 At stage-3 we use  $N/n (k \times n)$

$$= N/n (n \times k) + k (N/n \times N/n) + N/n (k \times n)$$

$$= 2kN + k(N/n)^2$$

$$N^2 > 2kN + k(N/n)^2$$

$\Rightarrow$  Time division switch


Time slot is the intelligent core position.

\* Time slot interchange


\* Time Division multiplexing

Fig: Time slot interchange.

Control unit will have i/p and o/p information  
 RAM connects according to it.



## Time and space Division Switch



16/0/7


## Structure of packet switch.

Four components.

- \* Input port
- \* Output port
- \* Routing processor
- \* Switching fabric









Input port

→



Output port




## Routing processor

Routing processor performs the functions of network layer. The destination address is used to find the address of the next hop & the o/p port number from which a the packet is sent out and this process is referred to as table look-up because the routing processor searches the routing table.

## Switching fabric:

- 1) Crossbar switch
- 2) Banyan switch

$i/p = N$ ,  $stage = \log_2(N) \rightarrow stage \rightarrow n/2$  switches  
 $i/p = 8$ ,  $stage = \log_2(8) = 3$  no. of switches = 4




Binary value of 6 ( $110_2$ )


To get o/p = 6 as i/p = 6



## Bakche-Banyan Switch



## Concept of Spectrum



→ General model of Spread Spectrum digital communication system.


1. Frequency hopping spread spectrum [FHSS]

2.


## FHSS

Spectrum with different frequencies.


If  $2^k$  frequency then  $2^k$  channels.



Spreading code - 5 8 3 7 1 4 6 2



Input will be digital data



Transmitter.

⇒ FHSS using multilevel Frequency Shifting

$$S_i(t) = A \cos 2\pi f_i t, 1 \leq i \leq m$$

1. Slow frequency hopping Spectrum:  $T_c \geq T_b$
2. Fast frequency hopping Spectrum:  $T_c < T_b$

FHSS performance consideration

Ratio of signal Energy Per btx  $\frac{E_D}{N_j} = \frac{E_{bwd}}{S_j}$

$S_j$ : Jammie noise power

The gain in signal to noise ratio/ processing gain  $= 2^k = \frac{W_d}{W_d}$

