

Interrupts




INTI

INT2

IN28

Inxensupres és a special conclition that occurs during working of up.



- 0-255 entearupts are available in 8086.
- Whenever a interrupte enters to a summing progm.

 Then the INTR is given to ISR here INTR is solved and setuen to next instruction to be executed.
- I INTR heeds 4 location ... 4x256 = 1kb.
- . In IMB my IKb is the Desceved for ISR
- · IP- hent address, RET contains address of the next enecuting instruction.
- · Offsek. address, sexthem address will be stoned in Skack.
- SKACK Address = Reknen aeldress stack -> 10 ad IP nowed
- Pop kne sekum reletress.

Here we nied some memany



Segment address is also needed with two are programs.

Segment address have most priority. It is push to higher address of the stack.


Pop is reversed to of push.

SP-3 IP

Sp-1 CSL

Sp (SH.

Interrupt Vector Pable:



the 15R is not uniformly/sequentially stored: ko get the needed interrupt we need to know the location of the interrupt location of all these instructions are stored in IVT using this address we identify the ISR. Address of the ad interrupt location is always lined.

8086 interrupt

An intensupt is a special condition that ania during the working of up The up services it by eneating a subsoutine called intensupt Service houtine (ISR).

Thue are three sources of interrupts for 8086

Enkernal signal (H/W interrypts)

These interrupts occur as a signal on
the internal pins of the up 8086 has & two pins
to accept how interrupts NMI & INTR

These interrupts caused by writing slw interrupt uniting slw interrupt instance I not any value from 0-255. Here all 256 interrupts can be involved by software condition produced by the programs (internally generated interrupte) 8086 is interrupted when some special condition occurs while executing



cerkain ensemel's in the page. Eg: an error in division automatically causes INTO internupt.

Inkeasupt Vector Table.

The IVT contains ISR address for the 256 address tach ISR address is Mored on (s and IP. Ab each ISR address is of 4 bytes (2cs and 2 IP) . Each ISR address signises 4 Location to be stored. There are 256 addresse interrupt, INTO - INT255. .. the tokal him of INT is 206xx = IKM . FM 13+ 1 KB Of MIY 6000H .. 0003FFH are neserved for IVT whereaver and interrupt INT m occurs up does NX4 to get values of ip andu from the IVT and hence perform the ISR markable: Ix lan hide the interrupt non-maskable: ex is a single non masnable enecompe having higher priority than the markable interrupt request pin CINITR) ACTIONS

- 1. Complete the current instruction that is in progress
- 2. Push the flag reg value onto the Brack
- 3. Pushes Ic and IP value of the return address
- 4. IP is loaded from the contents of word location 00008H.

C.A.A -		
Push flag ISP	SP-6 Flag	
Pink	SP-5 Flags	
INTA IPEISE	5P-4 7PC	
POPIP	SP-3 IPH	
POPCS Y IRET	58-7 C5-L	1
pop flag	SP-1 CSH	1
•	SP	

- 5. (5 is loaded from the content of the next word location 0000AH
- 6. Inxensupt flag and trap flag are neset to 0.

APPLICATION

- It is used to during power failure.
- It is used to during critical response
- non recoverable between errors


INTR is a markable interrupt because the up will be inkerryssed only if inkerryps are unable uning bet inkermyst flag instructions it should he unable along clear instances flag instruction

· The INTR interrupt is activated by I/o Post.

To Inogrammable Intersupt Controller \$259(PK)

- -> Features
- · Ix is used to encrease the not of enterrupts
- can handle edge as well as lovel briggered
 - Flexible priority Stometure
 - can be invoiced undividually






single configuration : only one 8254 Ic chip will

cascaded configuration: one or more 8259

edge sniggered

Ic thip will be used.

be used



8259 Anchitecture

IMR: It can helps to disable the interrupt Up: Send the data's through the data bus $\delta \bar{p} / \epsilon \bar{N}$: It helps to active slave

5p = 0 Slave active

8259 Entennupt the MP

INTA is used to able the rectand table

Mp bend the acknowledgment to 8259




calculate the rector no and the My must the no: 60 8259

then it goes to IVT then get the memory then it goes to the ISR it gives memory and then it will encute.

IRR-15 tone the interrupts

Cascaded Intersupt:

Enpand the interrupt of 8259




Initialization.

Iniziacise every 8259 Veckos mimber SLAVE Shre ID

- 64 energrupt can handle are use cascaded intampl
- Each interrupt have different vector number. Yeekox ho: calculate the Slave.

Imposemne Application level

- · Masker Connect) VCC
- · Slave connect ground
- · SP/EN
- · 8 concade uses



START: MOV AX; CODE AND MOV DS; AX

MOV DX, OFFSET ISROA

MOV AX, 250 AH (Sex IVT voing Junction 250 AH)

MOV DX/OFFSET FILENAME

MOV AX, DATA

MOV DS AX

(X,00H MOV

AH, 3(H; (Arate a file with filename MOV

INT

00



JNC FURTHER MOV DX, OFFSET MESSAGE Asmi Me Ss code ps data MOH AH, OGH Daxon regment INT 21H JMP STOP onto lends FURTHER: INT DAH ade signent STOP : MOV AH, 4CH INIT 21H ANT OGH & 15 ROA PROC NEAR UKR ogh ENIDP MOV BX, 4x MOV (X, 500H, byer want (500) code Ends End MOV PX, LOODH segment value. MOV AX, 1000 H MOV DS/HX MOV AH, 40H | won'te in the file. 15 ROA ENIDP LODE ENDS END START Inkensupe programming

While programming for any lype of

interrupt the programme must, either

is some.

enternal I through the program, but the Internet Vector table for knax lype preferable with the

is and IP address of the ISA the method of

defining the ISR for slw araull a how intermpt

It shows the enecution requence in case of Alw interrupt. It is assumed that the IVT is mitialised mistably to point the ISR o write a program to create a file 'RESULT' and store in It 500H bytes from the memory block Blacking at 1000, if cities an interrupt appears at INTA pin

Banic peripherals and their interfacing

ene above interrupt is enecuted

with type OAH OA an instruction equivalent to

Peripherals dedicaked Periphenals heyboard memory Ilo

Memory interfacing


1. Semiconductor my interacing

LO ROM

Interface 8k & RAM with CPU

- 1. howmany address lines are required
- 2. Conneck the data lines of cpu with mly
- 3. decoding logic for address mapping.
- 4. Proper control Signal should be connected blw CPU and mly





(8-bit processon)

2. Connect clata and address lines.

lue need only 13 pins remaining 3 pins are uned for thip relection using different combinations In the above fig we use an NAND GIATE