
Videos | Books | Classroom Coaching E: bharatsir@hotmail.com

M: 9820408217

## **8086 Maximum Mode Configuration**



## 8086 MICROPROCESSOR

Bharat Acharya Education \*\*\*\*\*

Author: Bharat Acharya Sem IV – Electronics Mumbai 2018

- 1) 8086 works in Maximum Mode, when MN/ $\overline{MX} = 0$ .
- 2) In Maximum Mode, we can connect more processors to 8086 (8087/8089). The Maximum Mode circuit of 8086 is as shown above.
- 3) Clock is provided by the 8284 Clock Generator.
- **4)** The most significant part of the Maximum Mode circuit is the 8288 Bus Controller. Instead of 8086, the Bus Controller provides the various control signals as explained below.
- 5) Address form the address bus is latched into 8282 8-bit latch. Three such latches are needed, as address bus is 20-bit. This ALE is connected to STB of the latch.
  The ALE for this latch is given by 8288 Bus Controller.
- 6) The data bus is driven through 8286 8-bit transreceiver. Two such transreceivers are needed, as the data bus is 16-bit. The transreceivers are enabled through the DEN signal, while the direction of data is controlled by the DT/R signal.

DEN is connected to  $\overline{\mathbf{OE}}$  and  $\overline{\mathbf{DT/R}}$  is connected to T.

Both DEN and DT/ $\overline{R}$  are given by 8288 Bus Controller.

<b>DEN</b> (0f 8288)	DT/ R	Action
0	X	Transreceiver is disabled
1	0	Receive data
1	1	Transmit data

7) Control signals for all operations are generated by decoding  $\overline{S_2}$ ,  $\overline{S_1}$  and  $\overline{S_0}$  signals.  $\overline{S}_1$  for doubts contact Bharat Sir on 98204 08217

<u>S</u> 2	$\overline{S_1}$	S <sub>0</sub>	Processor State (What the µP wants to do)	8288 Active Output (What Control signal should 8288 generate)
0	0	0	Int. Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	<b>IOWC</b> and <b>AIOWC</b>
0	1	1	Halt	None
1	0	0	Instruction Fetch	MRDC
1	0	1	Memory Read	MRDC
1	1	0	Memory Write	MWTC and AMWTC
1	1	1	Inactive	None

## Bharat Acharya Education \*\*\*\*\*

## **BHARAT ACHARYA EDUCATION**

Videos | Books | Classroom Coaching E: bharatsir@hotmail.com M: 9820408217

- 8)  $\overline{S_2}$ ,  $\overline{S_1}$  and  $\overline{S_0}$  are decoded using 8288 bus controller.
- 9) Bus request is done using  $\overline{RQ}$  /  $\overline{GT}$  lines interfaced with 8086.  $RQ_0/GT_0$  has higher priority than  $RQ_1/GT_1$ .  $\odot$  For doubts contact Bharat Sir on 98204 08217
- 10) INTA is given by 8288 Bus Controller, in response to an int. on INTR line of 8086.
- 11)Max mode circuit is more complex than Min mode but supports multiprocessing hence gives better performance.
- 12)In max mode, the advanced write signals get activated one T-State in advance as compared to normal write signals. This gives slower devices more time to get ready to accept the data (as  $\mu P$  is writing), and hence reduces the number of "wait states".