

INTEL® FPGA LINUX* DRIVER SOLUTION AND UPSTREAMING STATUS

Figo Zhang, Hao Wu

AGENDA

Background

- Intel® FPGAs and the Modern Datacenter
- Platform Options and the Acceleration Stack
- Open Programmable Acceleration Engine

Hardware Overview

- FPGA Interface Manager (FIM)

Intel FPGA Linux Driver solution


- Driver Architecture
- Partial Reconfiguration
- Virtualization
- Example: Simple DMA Operation
- Upstream Status



Background



DATA MOVEMENT AND PROCESSING EXPLOSION



Markets

- Government
- Enterprise
- Cloud
- Communications



Infrastructure

- Network
- Storage
- Compute



Workloads







- Security
- Big Data Processing and Analytics
- Video processing and transcode
- Artificial Intelligence & Machine Learning
- Packet processing

ACCELERATION ASSIST TO PROPEL DATA INSIGHT & OPERATIONAL EFFICIENCY



serve highest value processing



Workload N
Workload 2
Workload 1



Efficient Performance:

Improve performance/watt







High bandwidth connectivity and low-latency parallel processing





Developer Advantage:

Code re-use across Intel FPGA data center products





The Intel® Xeon® processor with FPGA acceleration can reduce TCO and solve new problems




INTEL® FPGA DATA CENTER FORM FACTORS OPTIONS

Enabled By The Acceleration Stack for Intel® Xeon® CPU with FPGAs








- System flexibility with Intel Xeon CPU SKU options
- Dedicated local memory
- Can be slotted into 1U servers

Server Platform Option with In-Package FPGA



- Coherent interface benefits software developers
- Superior performance for bandwidth & latency sensitive applications

Choose the Intel FPGA form factor matched to your application needs

THE INTEL® APPLICATION DEVELOPER ADVANTAGE

Acceleration Stack for Intel® Xeon® CPU with FPGAs

Intel Environment

Code re-use

IP Libraries

Acceleration Stack for Intel® Xeon® CPU with FPGAs – Enhanced Performance, Simplified

- Saves developer time to focus on unique value-add of their solution
- Enables unprecedented code re-use across multiple Intel FPGA form-factor products
- World's first common developer interface for Intel FPGA data center products
- Optimized and simplified hardware and software APIs provided by Intel
- Enables easier development and deployment of Intel FPGAs for workload optimization

The stable and optimized foundation for building your Intel FPGA-accelerated solution

ACCELERATION STACK FOR INTEL® XEON® CPU WITH FPGAS

Enhanced Performance, Simplified

Dynamically Allocate Intel® FPGAs for **Rack-Level Solutions** (intel) Rack Scale Design Workload Optimization **User Applications** Simplified Application Development Deep Learning, Networking, Genomics, etc. Caffe theano gatk Leverage Common Frameworks **Industry Standard SW Frameworks** LZ4, Snappy, etc. Fast-Track Your Performance **Acceleration Libraries Intel Developer Tools** Workload Optimization with Less Effort Quartus Prime (Intel Parallel Studio XE, Intel FPGA SDK for OpenCL™, Intel Quartus® Prime) Common Developer Interface for Intel **Acceleration Environment FPGA Data Center Products** (Intel Acceleration Engine with OPAE Technology, FPGA Interface Manager (FIM)) **Intel Hardware**

Intel® delivers a system-optimized solution stack for your data center workloads



OPEN PROGRAMMABLE ACCELERATION ENGINE (OPAE) TECHNOLOGY

Simplified FPGA Programming Layer for Application Developers



Consistent cross-platform API

Minimal software overhead and latency


Supports virtual machines and bare metal platforms

Open source code licensing and developer community

Intel FPGA drivers being upstreaming to Linux kernel

SDK includes:

- Guides, utilities and sample code
- AFU Simulation Environment (ASE)**:
 - Develop and debug Accelerator Functions faster



Start developing for Intel FPGAs with OPAE today: http://01.org/OPAE




Hardware Overview

ACCELERATION ENVIRONMENT

Common Developer Interface For Intel FPGA Data Center Products





FPGA INTERFACE MANAGER (FIM) OVERVIEW

Back Level Columns

Cher Applications

Index Applications

Index Description of the Processor's

Acceleration University


Management of the Processor's

Acceleration Environment

Management of the Processor of

Device memory organized in Device Feature List data structure

Supported features exposed through Device Feature List



FPGA INTERFACE MANAGER (FIM) DETAILS



FPGA Management Engine

- Provides: power and thermal management, error reporting, partial reconfiguration, performance reporting, and other infrastructure functions.
- Each FPGA has one FME, accessible through the physical function.

Port

- Interface between the static FPGA fabric (FIM) and a partially reconfigurable region containing an Accelerated Function Unit (Accelerator Function).
- Controls communication from SW and exposes features such as reset and debug.


Accelerated Function Unit

Attached to a port and exposes a MMIO region for accelerator-specific control registers.




FPGA INTERFACE MANAGER (FIM) - VIRTUALIZATION SUPPORT

Supports PCIe SR-IOV function to create virtual functions (VFs) which can be used to assign individual accelerators to virtual machines.



Intel® FPGA Linux Driver Solution

INTEL® FPGA DRIVER ARCHITECTURE



FPGA DRIVER COMPONENT – PCIE DEVICE DRIVER

- Enumeration
 - Discover Feature Devices by walking through the Device Feature List.
 - Create Platform Device with associated resources for Feature Devices.
 - Port/AFU and FME are Feature Devices.
 - Feature Device Framework:
 - Helper functions to manage feature devices and sub-features.
- SR-IOV Support
 - Sysfs interface to enable/disable VFs.
 - Both PF and VFs share the same driver.

FPGA DRIVER COMPONENT – ACCELERATED FUNCTION UNIT

- Platform Device Driver
- Expose Accelerated Function Unit MMIO Resource
 - MMIO region (mmap)
- Provide DMA buffer mapping service
- Implement other sub features
 - Error reporting
 - UMSG (Unordered Message)
 - Debug

ACCELERATED FUNCTION UNIT – DRIVER INTERFACES

ioctl

- Get driver API version (FPGA_GET_API_VERSION)
- Check for extensions (FPGA_CHECK_EXTENSION)
- Get port info (FPGA_PORT_GET_INFO)
- Get MMIO region info (FPGA_PORT_GET_REGION_INFO)
- Map DMA buffer (FPGA_PORT_DMA_MAP)
- Unmap DMA buffer (FPGA_PORT_DMA_UNMAP)
- Reset AFU (FPGA PORT RESET)
- Enable UMsg (FPGA PORT UMSG ENABLE)
- Disable UMsg (FPGA_PORT_UMSG_DISABLE)
- Set UMsg mode (FPGA_PORT_UMSG_SET_MODE)
- Set UMsg base address (FPGA_PORT_UMSG_SET_BASE_ADDR)

mmap

mmap() accelerator MMIO regions.

sysfs

- Path: /sys/class/fpga_region/regionX/intel-fpga-afu.n/
- Read Accelerator GUID (afu_id)
- Error Reporting (errors/)

FPGA DRIVER COMPONENT - FPGA MANAGEMENT ENGINE

- Platform Device Driver
- Implements management features
 - FPGA capability and status.
 - Thermal & Power management.
 - Partial Reconfiguration function.
 - Global Error reporting.
 - Global Performance reporting.
 - Port Management.

FPGA MANAGEMENT ENGINE - DRIVER INTERFACES

ioctl

- Get driver API version (FPGA_GET_API_VERSION)
- Check for extensions (FPGA_CHECK_EXTENSION)
- Assign port to PF (FPGA_FME_PORT_ASSIGN)
- Release port from PF (FPGA_FME_PORT_RELEASE)
- Program Bitstream (FPGA_FME_PORT_PR)


sysfs

- Path: /sys/class/fpga_region/regionX/intel-fpga-fme.n/
- Read bitstream ID/metadata (bitstream_id / bitstream_metadata)
- Read number of ports (ports_num)
- Read socket ID (socket_id)
- Read performance counters (perf/)
- Power management (power_mgmt/)
- Thermal management (thermal_mgmt/)
- Error reporting (errors/)




PARTIAL RECONFIGURATION (PR)

- Accelerators reconfigured through partial reconfiguration.
- Other AFUs could run workload at the same time.
- Interface compatibility needed before start PR.



VIRTUALIZATION

To enable access to an accelerator from within a virtual machine, AFU ports must be assigned to a VF



EXAMPLE: SIMPLE DMA OPERATION

- Open AFU device file.
- Use AFU loctl FPGA_PORT_GET_REGION_INFO to get AFU MMIO region information.
- Invoke AFU mmap to map AFU MMIO region for CSRs access.
- Allocate buffer and do DMA mapping via AFU ioctl FPGA_PORT_DMA_MAP.
- Program the DMA address to related CSRs in mapped area.
- Start DMA by programming related CSRs in mapped area.
- Poll on CSRs for completion.
- Unmapp DMA by AFU ioctl FPGA_PORT_DMA_UNMAP
- Close AFU device file as task is done.

UPSTREAMING STATUS

- First batch of patches has been submitted, version 2 is under review now.
 - Basic functions to enable AFU usage and Partial Reconfiguration.
 - Link: https://marc.info/?l=linux-fpga&m=149844232609819&w=2
 - Documentation/fpga/intel-fpga.txt:
 - https://marc.info/?l=linux-fpga&m=149844234509825&w=2
- More advanced features to be submitted next step
 - SR-IOV support and other sub features for FME and PORT/AFU.




START DEVELOPING FOR INTEL® FPGAS WITH OPAE TODAY


- Learn more about OPAE by visiting: http://01.org/OPAE
- Join the OPAE mailing list: https://lists.01.org/pipermail/opae/

BACKUP

FPGA API - SYSFS & ENUMERATION



FPGA API – ENUMERATE, MANAGE & ACCESS



OPAE USERSPACE API ACCESS

```
fpga result fpgaOpen(fpga token token, fpga handle *handle, int flags);
fpga result fpgaClose(fpga handle handle);
fpga result fpgaReset(fpga handle handle);
fpga result fpgaPrepareBuffer(fpga handle handle, uint64 t len, void **buf addr, uint64 t *wsid, int
flags);
fpga result fpgaReleaseBuffer(fpga handle handle, uint64 t wsid);
fpga result fpgaGetIOVA(fpga handle handle, uint64 t wsid, uint64 t *iova);
fpga result fpgaMapMMIO(fpga handle handle, uint32 t mmio num, uint64 t **mmio ptr)
fpga result fpgaUnmapMMIO(fpga handle handle, uint32 t mmio num)
fpga result fpgaWriteMMIO32(fpga handle handle, uint32 t mmio num, uint64 t offset, uint32 t value)
fpga result fpgaReadMMIO32(fpga handle handle, uint32 t mmio num, uint64 t offset, uint32 t *value)
fpga result fpgaWriteMMIO64(fpga handle handle, uint32 t mmio num, uint64 t offset, uint64 t value)
fpga result fpgaReadMMIO64(fpga handle handle, uint32 t mmio num, uint64 t offset, uint64 t *value)
fpga result fpgaWriteMMIO(fpga handle handle, uint32 t mmio num, uint64 t offset, uint64 t value)
fpga result fpgaReadMMIO(fpga handle handle, uint32 t mmio num, uint64 t offset, uint64 t *value)
fpga result fpgaGetNumUmsg(fpga handle handle, uint64 t *value)
fpga result fpgaSetUmsgAttributes(fpga handle handle, uint64 t value)
fpga result fpgaGetUmsgPtr(fpga handle handle, uint64 t **umsg ptr)
```



Notices & Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. Check with your system manufacturer or retailer or learn more at intel.com.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

© 2017 Intel Corporation. Intel, the Intel logo, Stratix, Arria, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as property of others.