
#### LINUX NUMA OPTIMIZATION TOI

Oliver Yang Feb, 2016


# Agenda


- Overview
- Kernel Facilities
- Known Gaps
- Tools


#### Nodes, Sockets, Cores, Threads



#### 2/4/8 Sockets Servers








```
# numactl --hardware
         12 17
                17 19
                       19
                           19
     12
         10
            17
                17
                   19
                       19
                           19
                              19
                12
                  19
                       19
            12
                       19
     17
         17
                10
                   19
               19 10
            19
                19 12
                       10
         19
                19
                   17
           19 19 17 17 12
```


### **CPU NUMA Affinity**

- x86 changes since Nehalem
  - Memory controller is integrated in die
  - Has local and remote memory access
- Worst case NUMA-node relative latency
  - □ Intel 4 socket / 4 node: 1.5x
  - AMD 4 socket / 8 node: 2.7x
  - 8 socket / 8 node: 2.8x
  - 32 node blade system: 5.5x

## Device NUMA Affinity


- Changes after the Sandy Bridge
  - No I/O hubs
  - PCle Root-Complex is in the die
  - Devices connected to CPU directly





Intel Nehalem

## Why NUMA Affinities?



## Agenda

- Overview
- Kernel Facilities
- Known Gaps
- Tools

## Key Requirements

- Device affinity
  - DMA Memory locality
    - Are DMA buffers close to the devices?
  - Interrupt locality
    - Are interrupts close to DMA buffers?
- CPU affinity
  - Host Memory locality
    - Are memory buffers close to the running threads on the processors?
  - Scheduling locality
    - Are processes/threads close to its memory buffers?
  - Protocols stacks (Network/IO etc..) locality
    - Are data locality could be kept in the same NUMA nodes in the stack?

## **DMA Memory Locality**

- Kernel buffer allocation
  - dev\_to\_node VS. numa\_node\_id
    - dev\_to\_node: get device numa node from device tree
    - numa\_node\_id: get memory numa node per current CPU id
  - Use dma\_alloc\_coherent directly
  - Specify device numa node id in kernel APIs
    - Use\_\_netdev\_alloc\_skb instead of alloc\_skb (not work for 3.2)
      int node = dev->dev.parent ? dev\_to\_node(dev->dev.parent) : -1;

```
int node = dev->dev.parent ? dev_to_node(dev->dev.parent) : -1;
skb = __alloc_skb(length + NET_SKB_PAD, gfp_mask, 0, node);
```

Use kmalloc\_node instead of kmalloc

```
int node = dev->dev.parent ? dev_to_node(dev->dev.parent) : -1;
data = kmalloc node(rx buf sz, GFP KERNEL, node);
```

- Use alloc\_pages\_node instead of alloc\_pages
- User space buffer allocation
  - No standard way, but could be done with kernel customizations.

### Interrupt Locality

- Hardware IRQ
  - Capabilities of different type of interrupts


Туре	Max Vectors	Bound to multi-CPUs	Shared
INTx	1	No	Yes
MSI	32	No	No
MSI-X	2048	Yes	NO

- Local APIC interrupt delivery mode in Linux kernel
  - Logical mode when CPU <= 8</p>
    - Local APIC chipset will do irq balance among 8 CPUs
    - No NUMA affinity issues under this mode on latest x86 platform
  - Physical flat mode when CPU > 8
    - One interrupt vectors just can be bound to one CPU at a time.
    - IRQ balance can break NUMA affinity
- Soft IRQ
  - After kernel code triggers it, a soft IRQ will be fired on the same core
    - IRQ balance could impact the affinity of soft IRQ as well

## **Host Memory Locality**

- Kernel memory allocation
  - Slab allocator always returns memory from local NUMA node
    - kmalloc and kmem\_cache\_alloc are NUMA aware
    - kmalloc VS. kmalloc node
      - kmalloc allocates memory from local NUMA node per caller's CPU.
      - kmalloc\_node allocates memory per node arguments, which could be any of NUMA nodes.
  - Page allocator
    - alloc\_pages returns page from local NUMA node by default
    - alloc pages VS. alloc pages node
- User space memory allocation
  - Application hugetlb pages
    - OS kernel can do NUMA aware hugetlb reservation
  - Standard malloc in glibc also considers NUMA affinity
    - Kernel page fault will try to return the page from local NUMA node first
      - Local fault memory on same node as CPU
      - Remote fault memory on different node than CPU

#### NUMA Aware Kernel Memory Allocator



## Scheduling Locality

- Scheduler is NUMA aware
  - Trade-off between affinity/locality and CPU availabilities.
    - Scheduling domain are based on ACPI table
      - Support SMT->SMP->NUMA topology and hierarchy
    - Threads migration policy reflects to different scheduling domain
      - Hyper thread CPUs level: No NUMA affinity issues
      - Physical CPUs level: lose cache locality but has the NUMA affinity
      - NUMA node level: Lose both cache locality and NUMA affinity
  - Short running tasks could have better localities
  - Threads migration might break the affinities for long running processes
    - Threads wakeup could trigger threads migration (Major reasons in Linux OS)
    - Runq load balance could be driven periodically by kernel.
- Avoid tasks migration to get better localities
  - Bind kernel thread to a specific CPU
    - Use kthread\_create\_cpu instead of kthread\_create
  - Bind user processes to a specific CPU
    - Use mbind() and set\_mempolicy() system call

## Summary


- Major NUMA features are available
  - Kernel APIs are NUMA aware
  - Core kernel services are NUMA aware
- There are some gaps...
  - Performance profiling tools
  - Micro-benchmarks
    - Throughput VS. Latency
  - Had a NUMA mechanism in kernel, but lack of end-to-end affinity from kernel to user space
    - DMA buffer affinity
    - Interrupt affinity
    - Kernel threads affinity (CPU/Cache/Memory)
    - Application threads affinity (CPU/Cache/Memory)

## Agenda

- Overview
- Kernel Facilities
- Known Gaps
- Tools

## How To Identify Gaps

- Full stack efforts, need check OS whole data path
  - Hardware
    - SLIC placements vs. QPI/PCIe bandwidth
  - Firmware
    - Key ACPI tables
      - ACPI SRAT for CPU affinity information
      - ACPI SLIT for NUMA domain information
      - ACPI DSDT table for device affinity information
  - Kernel & Drivers
    - DMA affinity
    - Interrupt affinity
    - Kernel threads affinity
      - Thread modeling
      - Threads migrations
    - Memory allocation
  - Application
    - User process affinity
      - Thread modeling
      - Threads migrations
    - Memory allocation



#### Full Stack View

#### Kernel

Scheduler

Memory management

Device management

#### Network

Socket APP

TCP/IP

**NIC** Drivers

#### IO

Block

Multipath

RAID Driver

SCSI mid layer

SAS driver

#### Kernel

- Device affinity
  - Interrupt affinity
    - Current irqbalance are not good enough.
      - How can it work with TCP flow and GUTs
  - DMA affinity
    - Had the bug in DMA buffer affinity code path.
    - Need evaluate DMA buffer affinity perf differences on Apollo
    - DMA affinity can be determined by user space
- CPU affinity
  - Kernel memory management
    - Need investigate recent NUMA scheduling features in mainline
  - Scheduling
    - Need investigate thread migration features in mainline
- Profiling tools
  - Need port some tools: NUMAtop/Some perf event features/IRQstat etc.
  - Need investigate how to leverage tracepoints

#### Network

- Device affinity
  - There is a trade-off between CPU availabilities and DMA buffer affinity
    - Not all device drivers are optimized for DMA buffer affinity.
      - For example, ixgbe doesn't support, but bnx2x support
    - How to set interrupts affinity when enable multiple device queues
      - Stop using old irgbalance.
- CPU affinity
  - Very big gap for data copy between kernel and user space
    - Kernel buffer and user buffer might be on different NUMA nodes
    - Following kernel features need to be investigated,
      - Flow Steering support
        - RFS: Receive Flow Steering
        - Flow director support in NICs (with multiple queues/interrupts)
    - Scheduler tuning might be required.

#### Idea Of Receive Flow Steering

- CPU on which transmits for a flow occur is "remembered"
- On receive for that flow, remembered cpu is looked up and packet steered to that CPU

#### Network – Flow Director On Intel NIC




Figure 7: Flow Director Queue Logic

# Agenda

- Overview
- Kernel Facilities
- Known Gaps
- Tools

#### Kernel Investigations – NUMA tools

- NUMA profiling tools
  - numactl
  - numastat
  - numad
  - Sysfs
  - Lstopo
  - NUMAtop: <a href="https://01.org/numatop">https://01.org/numatop</a>
  - Top(NUMA version): <a href="https://gitorious.org/procps/procps">https://gitorious.org/procps/procps</a>
  - Irqstat: <a href="https://github.com/lanceshelton/irqstat">https://github.com/lanceshelton/irqstat</a>
  - perf mem-loads event available in 3.10 kernel
  - c2c data-sharing tool(c2c == "cache to cache")

### **NUMA** Top

#### Remote vs. local memory access (RMA/LMA samples)\*

(Workload: Multiple 1 socket-wide instances of SPECjbb2005)

#### 4-socket IVY-EX server

8-socket IVY-EX prototype serve
8-socket IVY-EX prototype serve

		Ва	seline		7					Baseline		٦	
PID	PR0C	RMA(K)	LMA(K)	RMA/LMA	CPI	*CPU%	PID	PROC	RMA(K)	LMA(K)	RNA/LNA	CPI	*CPU%
33142	java	375281.0	131458.3	2,9	0.96	25.9	30678	java	208041.3	25753.2	8.1	3.09	13.0
33140	java	376322.6	124433.0	3.0	1.00	25.9	30674 30680	java java	235889.3 224735.9	34685.6 21833.6	6.8 10.3	2.27 2.81	13.0 13.0
33141	iava	377242.2	121182.1	3.1	1.02	25.8	30679	java	216502.5	29174.8	7.4	2.91	13.0
33143	java	344362.5	157420.1	2.2	0.98	25.7	30676	java	238901.2	32688.9	7.3	2.56	12.9
							30677	java	210094.1	25224.9	8.3	3.06	12.9
							30675	java	197423.0	24037.8	8.2	3.44	12.9 12.9 12.8 12.8
							30673	java	231181.8	45008.4	5.1	2.40	12.8
		Pin	nned							Pinned			
PID	PR0C	RMA(K)	LMA(K)	RMA/LMA	CPI	*CPU%	PID	PROC	RMA(K)	LMA(K)	RMA/LMA	CPI	*CPU%
31769	java	104.5	548278.1	0.0	0.78	26.0	25494	java	296.1	620725.2	0.0	0.88	14.5
31768	java	118.4	565379.1	0.0	0.77	25.9	25489 25490	java	277.8 249.9	607745.1 586102.3	0.0	0.83 0.85	14.5 14.4
31771	java	64.1	543975.8	0.0	0.77	25.9	25490 25491	java java	249.9	601810.6	0.0	0.89	14.4
31770	java	138.1	545564.5	0.0	0.78	25.9	25493	java	233.4	605067.1	0.0	0.88	14.4
01,,0	, , , ,		0.0001.0				25488	java	268.7	617447.6	0.0	0.88	14.4
							25495 25492	java	271.0	596257.3	0.0	0.89 0.88	14.3 14.2
		Automatic	NUMA balancii	ng			25492	java	89.5	607969.2	0.0	0.85	14.2
PID	PR0C	RMA(K)	LMA(K)	RMA/LMA	CPI	*CPU%				ic NUMA balaı	_		
32464	java	535.5	556543.3	0.0	0.78	26.3	PID 26586	PROC	RMA(K)	LMA(K) 342139.0	RMA/LMA	CPI	*CPU%
32463	iava	572.5	545804.6	0.0	0.79	26.2	26590	java 1ava	120637.5 18820.7	514351.1	0.4	1.13 0.91	13.4
32465	iava	33014.9	518331.7	0.1	0.80	26.2	26587	java	158040.0	317038.3	0.5	1.13	13.4 13.2
2012/04/04/04	W1000000000000000000000000000000000000		A 100 Oct 100	0.1	100000000000000000000000000000000000000	26.1	26589	java	85090.3	395132.1	0.2	1.03	13.0
32466	java	32145.0	507227.0	0.1	0.80	26.1	26584 26585	java iava	100579.4 75059.3	377078.7 399099.2	0.3	1.02	12.9 12.9
							26583	java	48739.2	439377.6	0.2	0.98	12.8
							26588	java	48514.7	443239.0	0.1	0.96	12.8
* 6	4				_					make the second		\	
* Courtesy numatop v1.0.2											Higher	RMA/LI	