


Learn Git and GitHub without any code!

Using the Hello World guide, you'll start a branch, write comments, and open a pull request.

Read the guide




```
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
                      -- Standard library
use ieee.std_logic_1164.all; -- Package for data types and logic operations
_____
-- Entity declaration for basic gates
______
entity gates is
   port(
      a_i : in std_logic; -- Data input
      b_i : in std_logic;
                              -- Data input
      c_i : in std_logic;
                              -- Data input
      f_base : out std_logic;
                              -- Output function
      f_nand : out std_logic;
                              -- Output function
      f_nor : out std_logic
                              -- Output function
   );
end entity gates;
-- Architecture body for basic gates
______
architecture dataflow of gates is
begin
   f_base <= ((not b_i) and a_i) or ((not c_i) and (not b_i));</pre>
   f_nand <= ((not b_i) nand a_i) nand ((not c_i) nand (not b_i));</pre>
   f_nor <= ((not b_i) nor a_i) nor ((not c_i) nor b_i);</pre>
end architecture dataflow;
______
-- Testbench for basic gates circuit.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
use ieee.std_logic_1164.all;
-----
-- Entity declaration for testbench
```

```
entity tb gates is
   -- Entity of testbench is always empty
end entity tb_gates;
-- Architecture body for testbench
______
architecture testbench of tb gates is
   -- Local signals
   signal s a : std logic;
   signal s_b : std_logic;
   signal s_c : std_logic;
   signal s_d : std_logic;
   signal s_e : std_logic;
   signal s_f : std_logic;
begin
   -- Connecting testbench signals with gates entity (Unit Under Test)
   uut_gates : entity work.gates
      port map(
          a_i
               => s_a,
          b i \Rightarrow s b
          c_i \Rightarrow s_c
          f_base => s_d,
          f_nand => s_e,
          f nor \Rightarrow s f
      );
   ______
   -- Data generation process
   ______
   p stimulus : process
   begin
      s b <= '0';
                         -- Set input values and wait for 100 ns
      s_a <= '0';
      s c <= '0';
      wait for 100 ns;
      s c <= '0';
      s_b <= '0';
      s_a <= '1';
      wait for 100 ns;
      s_c <= '0';
      s_b <= '1';
      s_a <= '0';
      wait for 100 ns;
      s_c <= '0';
      s b <= '1';
      s_a <= '1';
      wait for 100 ns;
      s_c <= '1';
      s b <= '0';
```

```
s_a <= '0';
        wait for 100 ns;
        s c <= '1';
        s_b <= '0';
        s_a <= '1';
        wait for 100 ns;
        s_c <= '1';
        s_b <= '1';
        s_a <= '0';
        wait for 100 ns;
        s_c <= '1';
        s b <= '1';
        s_a <= '1';
        wait;
                                 -- Process is suspended forever
    end process p_stimulus;
end architecture testbench;
```

Waveform #Exercise 1:




EDA Playground Example

Exercise 2

```
x_i : in std_logic;
                            -- Data input
     y_i : in std_logic;
                             -- Data input
      z_i : in std_logic;
                            -- Data input
     fres_1 : out std_logic;
     fres_2 : out std_logic;
     fres_3 : out std_logic;
     fres_4 : out std_logic
  );
end entity gates;
______
-- Architecture body for basic gates
______
architecture dataflow of gates is
begin
  fres_1 \leftarrow (x_i and y_i) or (x_i and z_i);
  fres_2 \leftarrow x_i and (y_i or z_i);
  fres_3 \leftarrow (x_i or y_i) and (x_i or z_i);
  fres_4 \leftarrow x_i or (y_i and z_i);
end architecture dataflow;
______
-- Testbench for basic gates circuit.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
_____
entity tb gates is
   -- Entity of testbench is always empty
end entity tb_gates;
______
-- Architecture body for testbench
______
architecture testbench of tb_gates is
   -- Local signals
   signal s_x : std_logic;
   signal s_y : std_logic;
```

```
signal s z : std logic;
   signal s fres1 : std logic;
   signal s fres2 : std logic;
   signal s_fres3 : std_logic;
   signal s_fres4 : std_logic;
begin
   -- Connecting testbench signals with gates entity (Unit Under Test)
   uut_gates : entity work.gates
       port map(
           x_i
                 => S_X,
          y_i \Rightarrow s_y
           z_i \Rightarrow s_z,
          fres_1 => s_fres1,
          fres_2 => s_fres2,
          fres_3 => s_fres3,
          fres_4 => s_fres4
       );
   ______
   -- Data generation process
   ______
   p_stimulus : process
   begin
                            -- Set input values and wait for 100 ns
       s_y <= '0';
       s x <= '0';
       s_z <= '0';
       wait for 100 ns;
       s_z <= '0';
       s_y <= '0';
       s_x <= '1';
       wait for 100 ns;
       s_z <= '0';
       s_y <= '1';
       s \times \langle = '0';
       wait for 100 ns;
       s z <= '0';
       s_y <= '1';
       s x <= '1';
       wait for 100 ns;
       s z <= '1';
       s_y <= '0';
       s_x <= '0';
       wait for 100 ns;
       s_z <= '1';
       s_y <= '0';
       s_x <= '1';
       wait for 100 ns;
       s_z <= '1';
       s_y <= '1';
       s_x <= '0';
       wait for 100 ns;
       s_z <= '1';
       s_y <= '1';
```

Waveform #Exercise 2:



EDA Playground Example

Releases

No releases published Create a new release

Packages

No packages published Publish your first package