
Lecture


- Last Time: Combinational Circuits
 - Circuits → Boolean Algebra -> Circuits
 - Building up larger comments
 - half and full adders
 - sum of products
 - \circ 1-bit \rightarrow N-bit operations
 - Binary Addition and Subtraction
 - Binary Coded Decimal (BCD) Addition
- Today:
 - On-Off Switch: Not Data, but a Control Line
 - Decoders and Multiplexers
 - 1-bit Arithmetic and Logic Unit (ALU)
 - Schematic of the CPU
 - Schematic of Main Memory

Data Lines and Control Lines

- All lines (wires) carry either a 0 or a 1
 - In the XOR circuit, we perceive these values to be data
 - o In other circuits, e.g., decoder, some lines are for control
- On-Off Switch:
 - Use to turn on or turn off circuits










Data Lines and Control Lines

- All lines (wires) carry either a 0 or a 1
 - In the XOR circuit, we perceive these values to be data
 - o In other circuits, e.g., decoder, some lines are for control
- On-Off Switch:
 - Use to turn on or turn off circuits
 - C is a control line, D is a data line




D	С		Output (and)		
0	0	(Off)	0	(Off)	
0	1	(On)	0		
1	0	(Off)	0	(Off)	
1	1	(On)	1		







Decoder Motivation

- Consider a two 4-bit registers
- Use an On-Off switch to enable all the data lines from a register
 - C₀ and C₁ controls whether or not the register is selected









Decoder Motivation


- Consider a two 4-bit registers
- Use an On-Off switch to enable all the data lines from a register
- Use 1-to-2 Decoder to select which register:





Decoder: 2-to-4


- N+1 Inputs:
 - E: An "enable" line to active the circuit
 - A: Think of it as a binary number
- 2ⁿ Outputs: A output line is set




Е	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	Χ	X	0	0	0	0
1	0	0				1
1	0	1			1	
1	1	0		1		
1	1	1	1			

Decoder: 2-to-4, 3-to-8, 4-to-16, 5-to-32

- N+1 Inputs:
 - E: An "enable" line to active the circuit
 - o A: Think of it as a binary number
- 2ⁿ Outputs: A output line is set





E	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	X	X	0	0	0	0
1	0	0				1
1	0	1			1	
1	1	0		1		
1	1	1	1			




Decoder and Register Selection


- Consider a two 4-bit registers
- Use an On-Off switch to enable all the data lines from a register
- Use 1-to-2 Decoder to select which register:







Eight 4-bit Register Bank






Two Data Paths: revisited





CPU: Almost!




Arithmetic and Logical Unit (ALU)

All four functions are computed in parallel


Let's build an 1-bit ALU with 4 possible functions:

- \circ X₀ + X₀: Binary Addition
- o X₀ & Y₀: Bitwise AND
- \circ X₀ | Y₀: Bitwise OR
- o X₀ ^ Y₀: Bitwise XOR



Multiplexer (Data Selector)

- Inputs:
 - 2^N data input lines
 - N selector lines
- Outputs:
 - 1 dataline




S ₁	S ₀	Υ
0	0	I ₀
0	1	I ₁
1	0	l ₂
1	1	l ₃

1-bit Arithmetic and Logical Unit (ALU)

All four functions are computed in parallel

Let's build an 1-bit ALU with 4 possible functions:

- - $X_0 + Y_0$: (3) Binary Addition
- \circ X₀ & Y₀: (2) Bitwise And
- \circ X₀ | Y₀: (1) Bitwise OR
- \circ X₀ $^{\wedge}$ Y₀: (0) Bitwise XOR





Multiplexer for my ALU


- Inputs:
 - 2^N data input lines
 - N selector lines


- Outputs:
 - 1 dataline


Ор	S ₁	S ₀	Υ
٨	0	0	I ₀
I	0	1	I ₁
&	1	0	l ₂
+	1	1	l ₃














Multiplexer (Data Selector)

- Inputs:
 - 2^N data input lines
 - N selector lines
- Outputs:
 - 1 dataline




CPU: Almost!





Other Memory Organizations



- 4 msb (most significant bits) determine which unit to use: a total of 4 bits: 15..12
- 12 lsb (least significant bits) provide the internal address: a total of 12 bits: 11..0