
### Lecture:

- Last Time:
  - Control Lines and the CPU
    - On-Off Switch
    - Decoder to select which register.
    - Mux to select ALU Output
    - CPU Overview: Data with some control lines.
    - High-level memory schematic
  - Questions
- Today:
  - Sequential Circuits: clocks, latches, and flip/flops:
  - o CPU Control: PC/IR
  - MIPS pipeline architecture

## Sequential Circuit

- Sequential circuit infuses a memory component
- Memory serves as both input and output




A clock is used to trigger the update of the memory unit

## Clock: an electronic device

- Generates a periodic signal
- Forms a square wave
- Frequence = 1 / (Time Period)
- Used as a control signal to active parts of a circuit

- Types of Triggers:\*
  - Level Trigger
  - Edge Trigger
- Level of Triggers:
  - Positive Level (Hi)
  - Negative Level (Lo)




<sup>\*</sup> Recall you can active some GUI elements on a mouse click, mouse press, **OR** a mouse release

## SR Latch

Q(t)

SR Latch also called a Set and Reset Latch memory unit



Functionally:

E: Used to enabled the circuit: i.e., trigger an update

R: Used to clear (reset) the memory unit


S: Used to set the memory unit

| S | R | Q(t+1) |  |  |
|---|---|--------|--|--|
| 0 | 0 | Q(t)   |  |  |
| 0 | 1 | 0      |  |  |
| 1 | 0 | 1      |  |  |
| 1 | 1 | -      |  |  |

| Α | В | NOR |  |  |
|---|---|-----|--|--|
| 0 | 0 | 1   |  |  |
| 0 | 1 | 0   |  |  |
| 1 | 0 | 0   |  |  |
| 1 | 1 | 0   |  |  |



SR Latch also called a Set and Reset Latch



Functionally:

E: Used to enabled the circuit: i.e., trigger an update

o R: Used to clear (reset) the memory unit


S: Used to set the memory unit

| S | R | Q(t+1) |  |  |
|---|---|--------|--|--|
| 0 | 0 | Q(t)   |  |  |
| 0 | 1 | 0      |  |  |
| 1 | 0 | 1      |  |  |
| 1 | 1 | -      |  |  |

memory

| Α | В | NOR |  |  |
|---|---|-----|--|--|
| 0 | 0 | 1   |  |  |
| 0 | 1 | 0   |  |  |
| 1 | 0 | 0   |  |  |
| 1 | 1 | 0   |  |  |

## D Latch: Data Latch




| F | uı | าด | tic | on | al | ly |  |
|---|----|----|-----|----|----|----|--|
|   |    |    |     |    |    |    |  |

- E: Used to trigger the memory unit, i.e., perform a write
- o D': Used to clear (reset) the memory unit
- o D: Used to set the memory unit

| Е | D         | Q(t+1) |
|---|-----------|--------|
| 0 | 0         | Q(t)   |
| 0 | 1         | Q(t)   |
| 1 | 0 (reset) | 0      |
| 1 | 1 (set)   | 1      |

| Α | В | NOR |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 0   |

# Latches and Flip-Flops Logically the same!



#### Latches:

- o RS Latch
- D Latch
- JK Latch
- T Latch

### Flip-Flop:


- RS Flip-Flop
- D Flip-Flop
- JK Flip-Flop
- T Flip-Flop

#### Differences:

| Latches  | Flip-flops          |  |  |  |
|--|---------------------|--|--|--|
| Different underlying   | technology is used  |  |  |  |
| Uses a enable signal   | Uses a clock signal |  |  |  |
| Level triggered  | Edge triggered      |  |  |  |
| Consumes less power  | Consumes more power |  |  |  |
| Faster   | Slower              |  |  |  |
| Used for transitioning (Consider a lock, e.g., at the Panama Canal.) | Used as storage     |  |  |  |

# 4-bit Register

D Flip-Flop



### What do we have now?

- 1. Basic understanding of circuitry and its relationship to Boolean algebra.
- 2. Knowledge of "state" and how it is used to build registers and memory units
- 3. Recognize how we can build components to build a CPU
  - o ALU, registers, decoders, multiplexers, etc., as well as main memory.
- 4. Almost ready for the abstract all this away in favor of an ISA Instruction Set Architecture

But first, let's put all the pieces together to create the MIPS microarchitecture!

## MIPS: CPU Control

- The CPU executes specific circuitry in stepwise fashion
  - Fetch, Decode, Execute, Mem Access, WriteBack
  - Unnamed Latches are used between each phase
- PC: Program Counter
  - Holds the address of the NEXT instruction to be executed
  - The PC is increment by 1 instruction, i.e., 4 bytes, every cycle
  - Each instruction requires 4 bytes to encode
- IR: Instruction Register
  - Stores the current instruction to be executed
  - Each instruction is decoded (electronically) to trigger operations in the circuitry
  - Three types of encodings: R, I, J
    - Operations involving the <u>Registers</u> and ALU
    - Operations involving Immediate values
    - Operations involving <u>Jumps</u> and Branches

int f( int a) { int x; int y; int b: x = a + 2: рс b = (x > 0)if (b) x = x + b; y = x \* 3;y = y << 2; return y;

.text

ir: encoding of: x = a + 2

#### **Encoding: Instruction Register**

## MIPS Instruction Set

6 bits 5 bits 5 bits 5 bits 5 bits 6 bits rt rd sh func op rs

Jump and Branch examples:

| 6 bits | 5 bits | 5 bits | 16 bits |
|--------|--------|--------|---------|
| ор     | rs     | rt     | imm     |

26 bits

addr

jal

- address ⇔ function call

- rs ⇔ function return

- beq rs, rt,  $imm \Leftrightarrow if (rs == rt) goto imm$

ALU examples:

- add rd, rs, rt  $\Leftrightarrow$  rd = rs + rt
- ori rd, rs,  $imm \Leftrightarrow rd = rs \mid SignExt(imm)$

Memory examples:

rs, label ⇔

 $\rightarrow$  \$rs = &A

6 bits

op

- rt, imm(rs)  $\Leftrightarrow$  rt = SignExt(  $M_1$  [rs + imm])
  - $\rightarrow$  \$rt = (char) A[0]

lwu

rt, imm(rs)  $\Leftrightarrow$  rt =  $M_{\Delta}$  [rs + imm]

 $\rightarrow$  \$rt = (unsigned word) (A[16])


sh  $\bigcirc$ 

rt, imm(rs)  $\Leftrightarrow$  M<sub>2</sub> [rs + imm] = rt


 $\rightarrow$  A[32] = (half) \$rt

## MIPS Pipeline Architecture


- Fives Stages →
- Major Sections:
  - o PC update
  - ALU
  - Memory
- PC update
  - next instruction
  - branch
  - (PC + 4) / ALU mux
- ALU
  - o imm / register mux
  - o register / PC mux
- Memory
  - Harvard Model
  - ALU / memory mux



# MIPS Pipeline Execution



| Instruction | Clock 1 | Clock 2 | Clock 3 | Clock 4 | Clock 5 | Clock 6     | Clock 7 | Clock 8 |
|-------------|---------|---------|---------|---------|---------|-------------|---------|---------|
| #1          | Fetch   | Decode  | Execute | Mem     | WB      | Fetch<br>#6 |         |         |
| #2          |         | Fetch   | Decode  | Execute | Mem     | WB          |         |         |
| #3          |         |         | Fetch   | Decode  | Execute | Mem         | WB      |         |
| #4          |         |         |         | Fetch   | Decode  | Execute     | Mem     | WB      |
| #5          |         |         |         |         | Fetch   | Decode      | Execute | Mem     |



# Physical Architectures: Examples

