Bhargav-2025102061-2-transistor-level-PG-front-end-bits-0-to-3

nand0: NAND2, generate-bar, bit 0



nor0: NOR2, transmit-bar, bit 0



aoi0: AOI21, propagate P, bit 0



oai0: OAI21, P-bar, bit 0



nand1: NAND2, generate-bar, bit 1



nor1: NOR2, transmit-bar, bit 1



aoi1: AOI21, propagate P, bit 1



oai1: OAI21, P-bar, bit 1



nand2: NAND2, generate-bar, bit 2



nor2: NOR2, transmit-bar, bit 2



aoi2: AOI21, propagate P, bit 2



oai2: OAI21, P-bar, bit 2



nand3: NAND2, generate-bar, bit 3



nor3: NOR2, transmit-bar, bit 3



aoi3: AOI21, propagate P, bit 3



oai3: OAI21, P-bar, bit 3



Every transistor of the adder netlist, W/L in λ. Gates connect by net name: an output label is the same net as every input label with that name. Bars mark active-low nets; blue labels are nodes inside a gate.