Bhargav-2025102061-2-transistor-level-prefix-carry-tree

invc0: inverter, C0-bar



g10: OAI21, G(1:0)



t10: NOR2, T(1:0)



ig10: inverter, G-bar(1:0)



it10: inverter, T-bar(1:0)



g32: OAI21, G(3:2)



t32: NOR2, T(3:2)



ig2: inverter, g2



it2: inverter, t2



g20: AOI21, G-bar(2:0)



t20: NAND2, T-bar(2:0)

g30: AOI21, G-bar(3:0)

t30: NAND2, T-bar(3:0)



Every transistor of the adder netlist, W/L in λ. Gates connect by net name: an output label is the same net as every input label with that name. Bars mark active-low nets; blue labels are nodes inside a gate.