Bhargav-2025102061-2-transistor-level-final-carries-and-sums

c1: OAI21, carry C1



c2: OAI21, carry C2



c3: OAI21, carry C3



c4g: OAI21, carry C4



x0: AOI22 XOR with C-bar inverter, sum S0



x1: AOI22 XOR with C-bar inverter, sum S1



x2: AOI22 XOR with C-bar inverter, sum S2

x3: AOI22 XOR with C-bar inverter, sum S3



Every transistor of the adder netlist, W/L in λ. Gates connect by net name: an output label is the same net as every input label with that name. Bars mark active-low nets; blue labels are nodes inside a gate. $\overline{c}'_i$ is the sum cell's own copy of the inverted carry.