

CSE 306 Assignment 2
B2
Group 4

Md. Raihan Sobhan: 1905095
Rayan Islam: 1905106
Md. Labid Al Nahiyen: 1905110
Zarif Ikram: 1905111
Anamul Hoque Emtiaj: 1905113

January 4, 2023

1 Introduction

Floating-Point Adder is a combinational circuit which takes two floating points as inputs and provides their sum which is another floating point as output. Its implementation requires some basic n bits adder, subtractor, shifter, multiplexer, comparator and some other basic gates.

Floating-Point Adder is designed to perform “Floating Point arithmetic” which is by far the most used way of approximating real number arithmetic for performing numerical calculations on modern computers.

The floating-point numbers representation is based on the scientific notation: the decimal point is not set in a fixed position in the bit sequence, but its position is indicated as a base power.

All the floating-point numbers are composed by four components:

- Sign: it indicates the sign of the number (0 positive and 1 negative)
- Significant: it sets the value of the number
- Exponent: it contains the value of the base power (biased)
- Base: the base (or radix) is implied and it is common to all the numbers (2 for binary numbers)

The steps involved in the design of a Floating-Point Adder are as follows:

1. Extracting signs, exponents and fractions of both A and B numbers.
2. Finding out what type of numbers are given:
 - Normalized
 - Denormalized
(For simplicity of our design, we are assuming that numbers are given in normalized form)
3. By comparing the exponent of the numbers, finding out their difference which is actually the required shifting amount and also the smaller larger number.
4. Shifting the lower exponent number fraction to the right $[\text{Exp1} - \text{Exp2}]$ bits. Setting the output exponent as the highest exponent.
5. Working with the operation symbol and both signs to calculate the output sign and determine the operation to do.
6. Addition of the numbers and detection of overflow (carry bit)
7. Standardizing fraction shifting it to the left up the first one will be at the first position and updating the value of the exponent according with the carry bit and the shifting over the fraction.

2 Problem Specification

Design a floating point adder circuit which takes two floating points as inputs and provides their sum, another floating point as output. Each floating point will be 32 bits long with following representation:

Sign	Exponent	Fraction
1 bit	12 bits	19 bits (Lowest bits)

3 Flowchart




Figure 1: Flowchart of Floating Point Adder

4 Block Diagram




Figure 2: Block Diagram of Floating Point Adder

5 Circuit Diagram




Figure 3: Circuit Diagram of FloatAdder




Figure 4: Circuit Diagram of Aligner(Alignment and Shifting)




Figure 5: Circuit Diagram of Significand Adder




Figure 6: Circuit Diagram of Normalizer




Figure 7: Circuit Diagram of Rounder

6 ICs used with count as a table

IC/Component	Count
7404	2
7408	2
7432	3
7486	1
1 bit MUX	4
12 bit MUX	4
32 bit MUX	7
Adder	3
Subtractor	2
Negetor	4
Shifter	4
Comparator	1
bit finder	8
bit extender	3

7 Simulator

logisim-generic-2.7.1

8 Discussion

While implementing the circuit, we had to change our design several times. Some designs required a lot of ICs. To optimize number of ICs in our design, we had to discard those. However, because of truncating and rounding up the sum, sometimes we encountered precision loss of minimum one or maximum two bits. Also, in some cases we reused some logic gate outputs to minimize the number of ICs used. Considering all these aspects, we finally implemented the most optimized design we could find.