Instructions:

```
EXT: [ Rd = (Rs OP2 Rt) ? 1:0]
                                                                    "XXXXX"
             {opcode, Rd, Rs, Rt}
                                      OP= "000000 0000_1000"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                    "XXXXX"
             {opcode, Rd, Rs, Rt}
                                                                             Rd
LT
                                          OP= "000000 0000 1001"
                                                                                   Rs
                                                                                        Rt
             {opcode, Rd, Rs, Rt}
                                         OP= "000000 0000_1010"
                                                                    "XXXXX"
 LE
                                      Γ
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                    "XXXXX"
             {opcode, Rd, Rs, Rt}
 NE
                                          OP= "000000 0000_1011"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
EXT: [ Rd = Rs OP2 rt ]
                                                                     "XXXXXX"
            {opcode, Rd, Rs, Rt}
 ADD
                                         OP= "000000 0010 0000"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
                                         OP= "000000 0010_0100"
 AND
            {opcode, Rd, Rs, Rt}
                                     Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
            {opcode, Rd, Rs, Rt}
                                         OP= "000000 0010_0101"
                                                                             Rd
 0R
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
            {opcode, Rd, Rs, Rt}
                                         OP= "000000 0010_0110"
                                                                             Rd
 XOR
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
            {opcode, Rd, Rs, Rt}
 SUB
                                         OP= "000000 0010 1000"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
NAND
            {opcode, Rd, Rs, Rt}
                                         OP= "000000 0010_1100"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
 NOR
           {opcode, Rd, Rs, Rt}
                                         OP= "000000 0010_1101"
                                                                             Rd
                                                                                        Rt
                                                                                   Rs
                                                                     "XXXXXX"
 NXOR
           {opcode, Rd, Rs, Rt}
                                         OP= "000000 0010_1110"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
            {opcode, Rd, Rs, Rt}
                                         OP= "000000 0011_0000"
RSHF
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
                                                                     "XXXXXX"
LSHF
            {opcode, Rd, Rs, Rt}
                                         OP= "000000 0011_0001"
                                                                             Rd
                                                                                   Rs
                                                                                        Rt
BR: [ if (Rs OP1 Rt) PC = PC + 4 + 4 \times \text{sxt(Imm)} ]
              {opcode, Rs, Rt, Imm}
 BEO
                                           OP= "001000 XX"
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                        ]
              {opcode, Rs, Rt, Imm}
                                           OP= "001001 XX"
                                                                       Imm
                                                                                        ]
 BLT
                                                                             Rs
                                                                                  Rt
              {opcode, Rs, Rt, Imm}
                                           OP= "001010 XX"
                                                                                        ]
 BLE
                                                                       Imm
                                                                             Rs
                                                                                  Rt
 BNE
             {opcode, Rs, Rt, Imm}
                                           OP= "001011 XX"
                                                                       Imm
                                                                                  Rt
                                                                                        ]
                                                                             Rs
JAL: [Rt = PC+4, PC = Rs + 4 \times sxt(Imm)]
                                           OP= "001100 XX"
 JAL
             {opcode, Rt, Imm(Rs)}
                                        Γ
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                       7
LW: [ Rt = MEM[Rs+sxt(Imm) ]
                                           OP= "010010 XX"
          : {opcode, Rt, Imm(Rs)}
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                       ]
SW: [ MEM[Rs+sxt(Imm) ]= Rt ]
 SW
             {opcode, Rt, Imm(Rs)}
                                          OP= "011010 XX"
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                       ]
ALUI: Rt = Rs OP1 sxt(Imm)
ADDI
             {opcode, Rs, Rt, Imm}
                                           OP= "100000 XX"
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                        ]
                                                                                        ]
 ANDI
              {opcode, Rs, Rt, Imm}
                                        Γ
                                           OP= "100100 XX"
                                                                       Imm
                                                                             Rs
                                                                                  Rt
 ORI
              {opcode, Rs, Rt, Imm}
                                        Γ
                                           OP= "100101 XX"
                                                                       Imm
                                                                                  Rt
                                                                                        7
                                                                             Rs
XORI
             {opcode, Rs, Rt, Imm}
                                           OP= "100110 XX"
                                                                       Imm
                                                                             Rs
                                                                                  Rt
                                                                                        7
Registers (Assembly | Register#):
 Zero
        RØ
                            Α0
                                                    Α1
                                                        R2
                                                                           Α2
                                                                               R3
                                R1
                                R5
                                                                           SØ
                                                                               R7
 A3/RV
        R4
                            TØ
                                                    T1
                                                        R6
        R8
                            S2
                                R9
                                                                               R11
 S1
                                                        R10
        R12
                            FP | R13
                                                    SP | R14
                                                                           RA | R15
Pseudo-Instructions (Assembly | Equivalent Instruction):
 NOT Ri,Rj
                    NAND Ri, Rj, Rj
                                                    CALL Imm(Ri)
                                                                       JAL RA, Imm(Ri)
 RET
                                                                       JAL R10,Imm(Ri)
                    JAL R10,0(RA)
                                                    JMP Imm(Ri)
BGT Ry,Rx,Label
                    BLT Rx,Ry,Label
                                                    BGE Ry, Rx, Label
                                                                       BLE Rx,Ry,Label
                                                    GT Rz,Ry,Rx
 BR Label
                    BEQ Zero, Zero, Label
                                                                       LT Rz,Rx,Ry
 GE Rz, Ry, Rx
                    LE Rz,Rx,Ry
                                                    SUBI Ry, Rx, Imm
                                                                       ADDI Ry, Rx, -Imm
```

]

]

]

]

]

٦

]

]

Ī

]

]

]

]

Instruction Set Architecture for CS3220 (Fall 2021) - Hyesoon Kim

Other notes:

Memory addressability: Byte address

Instruction size: 4 Bytes (i.e., PC will be incremented by 4)

The data size for Load/Store: 4 Bytes Data width for register file: 4 Bytes

Shift operations are arithmetic: (i.e. only RSHF needs sign extension)

I/O: (simulation purpose only)

Clock (CLK), Reset signals

Memory mapped IO

ADDRLEDR: Memory Addr for LEDR: 0xFFFFF020 ADDRHEX: Memory Addr for HEX: 0xFFFFF000 ADDRKEY: Memory Addr for KEY: 0xFFFFF080 ADDRSW: Memory Addr for switch: 0xFFFFF090

Microarchitecture specifications:

Instruction memory: imem

Data memory: dmem

Start PC: 0x100

I/O for Pynq (subject to chang)

ADDRSW: Memory Addr for LEDR: 0xFFFFF020 (4 bits)
ADDRSW: Memory addr for switch:0xffff090 (4 bits)
ADDRLED: Memory Addr for HEX: 0xFFFFF000 (3 bits)

Version: 1.4 Sep 5, 2021