## 1) KARNAUGH MAPS

## Out1

In1In0(->) In3In2 (↓)	00	01	11	10
00	х	0	0	0
01	1	0	0	0
11	1	1	1	1
10	1	1	1	1

## Out2

<del></del>						
In1In0(->) In3In2 (↓)	00	01	11	10		
00	х	0	1	1		
01	0	0	1	1		
11	1	1	1	1		
10	1	1	1	1		

## V

In1In0(->) In3In2 (↓)	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1


2)

Out1 = In1' . In0' + In3

Out2 = ln1 + ln3

V = ln3 + ln2 + ln1 + ln0

3)



4)

```
module Priority Encoder4(
2
      input wire [3:0] In,
3
       output wire [1:0] Out,
 4
     output wire V
 5
     └ );
 6
      //priority 3 -> 1 -> 0 -> 2
8
      wire tempAnd;
9
     and(tempAnd, !In[1], !In[0]);
     or cl(Out[1], tempAnd, In[3]);
10
11
     or c2(Out[0], In[3], In[1]);
12
      or c3(V, In[3], In[2], In[1], In[0]);
13
14
15
      endmodule
```

```
1 'timescale lns/lns
     `include "labtest.v"
     module labtest tb;
 3
 4
      reg [3:0] In;
 5
      wire [1:0] Out;
 6
       wire V;
7
     Priority Encoder4 uut(.In(In), .Out(Out), .V(V));
8
    ⊟initial begin
9
      $dumpfile("labtest_tb.vcd");
10
       $dumpvars(0, labtest_tb);
11
      In = 4'b00000;
12
      #10;
13
      In = 4'b0001;
      #10;
14
15
       In = 4'b0010;
16
       #10;
17
       In = 4'b0011;
18
       #10;
19
       In = 4'b0100;
20
      #10;
21
       In = 4'b0101;
22
       #10;
23
       In = 4'b0110;
24
       #10;
25
       In = 4'b0111;
26
      #10;
27
       In = 4'b1000;
28
       #10;
29
       In = 4'b1001;
30
      #10;
31
       In = 4'b1010;
       #10;
32
33
       In = 4'b1011;
34
       #10;
35
       In = 4'b1100;
       #10;
36
37
       In = 4'b1101;
       #10;
38
39
       In = 4'b1110;
40
      #10;
41
       In = 4'b11111;
42
       #10;
43
     end
44
     endmodule
45
46
```

5)



<sup>\*\*</sup>Note , Output for Input 4'b0000 for Out[1:0] is irrelevant, only setting V to 0 is vital.