

## 1) KARNAUGH MAPS

### Out1

In1In0(->) In3In2 (↓)	00	01	11	10
00	x	0	0	0
01	1	0	0	0
11	1	1	1	1
10	1	1	1	1

### Out2

In1In0(->) In3In2 (↓)	00	01	11	10
00	x	0	1	1
01	0	0	1	1
11	1	1	1	1
10	1	1	1	1

### V

In1In0(->) In3In2 (↓)	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1


2)

$$\text{Out1} = \text{In1}' \cdot \text{In0}' + \text{In3}$$

$$\text{Out2} = \text{In1} + \text{In3}$$

$$\text{V} = \text{In3} + \text{In2} + \text{In1} + \text{In0}$$

3)



4)


```

1 module Priority_Encoder4(
2     input wire [3:0] In,
3     output wire [1:0] Out,
4     output wire V
5 );
6
7 //priority 3 -> 1 -> 0 -> 2
8 wire tempAnd;
9 and(tempAnd, !In[1], !In[0]);
10 or c1(Out[1], tempAnd, In[3]);
11 or c2(Out[0], In[3], In[1]);
12 or c3(V, In[3], In[2], In[1], In[0]);
13
14
15 endmodule

```

```
1  `timescale 1ns/1ns
2  `include "labtest.v"
3  module labtest_tb;
4      reg [3:0] In;
5      wire [1:0] Out;
6      wire V;
7      Priority_Encoder4 uut(.In(In), .Out(Out), .V(V));
8      initial begin
9          $dumpfile("labtest_tb.vcd");
10         $dumpvars(0, labtest_tb);
11         In = 4'b0000;
12         #10;
13         In = 4'b0001;
14         #10;
15         In = 4'b0010;
16         #10;
17         In = 4'b0011;
18         #10;
19         In = 4'b0100;
20         #10;
21         In = 4'b0101;
22         #10;
23         In = 4'b0110;
24         #10;
25         In = 4'b0111;
26         #10;
27         In = 4'b1000;
28         #10;
29         In = 4'b1001;
30         #10;
31         In = 4'b1010;
32         #10;
33         In = 4'b1011;
34         #10;
35         In = 4'b1100;
36         #10;
37         In = 4'b1101;
38         #10;
39         In = 4'b1110;
40         #10;
41         In = 4'b1111;
42         #10;
43     end
44 endmodule
45
46
```

5)



\*\*Note , Output for Input 4'b0000 for Out[1:0] is irrelevant, only setting V to 0 is vital.