
### **UNIT III**

**Instruction Sets** 




# Unit-III-Instruction Set Background of ARM and Thumb Instruction Set

- The early ARM processors use a 32-bit instruction set called the ARM instructions.
- The 32-bit ARM instruction set is powerful and provides good performance,
- but at the same time it often requires larger program memory when compared to 8-bit and 16-bit processors.
- This was and still is an issue, as memory is expensive and could consume a considerable amount of power.

- In 1995, ARM introduced the ARM7TDMI processor, adding a new 16-bit instruction set called the Thumb instruction set.
- The ARM7TDMI supports both ARM instructions and Thumb instructions, and a state-switching mechanism is used to allow the processor to decide which instruction decode scheme should be used (Figure 5.1).

- The Thumb instruction set provides a subset of the ARM instructions.
- By itself it can perform most of the normal functions, but interrupt entry sequence and boot code must still be in ARM state.
- Nevertheless, most processing can be carried out using Thumb instructions and interrupt handlers could switch themselves to use the Thumb state, so the ARM7TDMI processor provides excellent code density when compared to other 32-bit RISC architectures.



#### Thumb Code

- Thumb code provides a code size reduction of approximately 30% compared to the equivalent ARM code.
- However, it has some impact on the performance and can reduce the performance by 20%.
- On the other hand, in many applications, the reduction of program memory size and the lowpower nature of the ARM7TDMI processor made it extremely popular with portable electronic devices like mobile phones and microcontrollers.

## Thumb Code and Unified Assembler Language (UAL)

- Traditionally, programming of the ARM processors in Thumb state is done with the Thumb Assembly syntax.
- To allow better portability between architectures and to use a single assembly language syntax between different ARM processors with various architectures, recent ARM development tools have been updated to support the Unified Assembler Language (UAL).
- For users who have used ARM7TDMI in the past, the most noticeable differences are the following:

#### **Backaround of ARM and Thumb**

Thumb Code and Unified Assembler Language (UAL)

Traditionally, programming of the ARM processors in Thumb state is done with the Thumb Assembly syntax. To allow better portability between architectures and to use a single assembly language syntax between different ARM processors with various architectures, recent ARM development tools have been updated to support the Unified Assembler Language (UAL). For users who have used ARM7TDMI in the past, the most noticeable differences are the following:

- Some data operation instructions use three operands even when the destination register is
  the same as one of the source registers. In the past (pre-UAL), syntax might only use two
  operands for the same instructions.
- The "S" suffix becomes more explicit. In the past, when an assembly program file was
  assembled into Thumb code, most data operations were implied as instructions that
  updated the APSR; as a result, the "S" suffix was not essential. With the UAL syntax,
  instructions that update the APSR should have the "S" suffix to clearly indicate the
  expected operation. This prevents program code from failing when being ported from
  one architecture to another.

For example, a pre-UAL ADD instruction for 16-bit Thumb code is

ADD R0, R1 ; R0 = R0 + R1, update APSR

With UAL syntax, this should be written as

ADDS R0, R0, R1 ; R0 = R0 + R1, update APSR

### Unified Assembly Language(UAL)

- Some data operation instructions use three operands even when the destination register is the same as one of the source registers.
- In the past (pre-UAL), syntax might only use two operands for the same instructions.
- The "S" suffix becomes more explicit. In the past, when an assembly program file was assembled into Thumb code, most data operations were implied as instructions that updated the APSR; as a result, the "S" suffix was not essential.
- With the UAL syntax, instructions that update the APSR should have the "S" suffix to clearly indicate the expected operation.
- This prevents program code from failing when being ported from one architecture to another.

#### **UAL**

- For example, a pre-UAL ADD instruction for 16-bit Thumb code is
- ADD R0, R1; R0 = R0 + R1, update APSR
- With UAL syntax, this should be written as
- ADDS R0, R0, R1; R0 = R0 + R1, update APSR

### 16/32 bit Thumb Instructions

Table 5.1: 16-Bit Thumb Instructions Supported on the Cortex-M0 Processor

	16-Bit Thumb Instructions Supported on Cortex-M0								
ADC	ADD	ADR	AND	ASR	В	BIC	BLX	BKPT	BX
CMN	CMP	CPS	EOR	LDM	LDR	LDRH	LDRSH	LDRB	LDRSB
LSL	LSR	MOV	MVN	MUL	NOP	ORR	POP	PUSH	REV
REV16	REVSH	ROR	RSB	SBC	SEV	STM	STR	STRH	STRB
SUB	SVC	SXTB	SXTH	TST	UXTB	UXTH	WFE	WFI	YIELD

The Cortex-M0 processor also supports a number of 32-bit Thumb instructions from Thumb-2 technology (Table 5.2):

- · MRS and MSR special register access instructions
- · ISB, DSB, and DMB memory synchronization instructions
- BL instruction (BL was supported in traditional Thumb instruction set, but the bit field definition was extended in Thumb-2)

Table 5.2: 32-Bit Thumb Instructions Supported on the Cortex-M0 Processor

32-Bit Thumb Instructions Supported on Cortex-M0						
BL	DSB	DMB	ISB	MRS	MSR	

### Cortex –M0 processor supports 32-bit Thumb Instructions.

Instruction	DMB
Function Syntax Note	Data Memory Barrier  DMB  Ensures that all memory accesses are completed before new memory access is committed

Instruction	DSB
Function Syntax Note	Data Synchronization Barrier DSB Ensures that all memory accesses are completed before the next instruction is executed

Instruction	ISB
Function Syntax Note	Instruction Synchronization Barrier ISB Flushes the pipeline and ensures that all previous instructions are completed before executing new instructions

## Commonly used Directives to insert data into the program and Suffixes

Table 5.3: Commonly Used Directives for Inserting Data into a Program

Type of Data to Insert	ARM Assembler	GNU Assembler
Word	DCD	.word / .4byte
	(e.g., DCD 0x12345678)	(e.g., .word 0x012345678)
Half word	DCW	.hword / .2byte
	(e.g., DCW 0x1234)	(e.g., .hword 0x01234)
Byte	DCB	.byte
	(e.g., DCB 0x12)	(e.g., .byte 0x012)
String	DCB	.ascii /.asciz (with NULL termination)
	(e.g., TXT DCB "Hello\n", 0)	(e.g., .ascii "Hello\n"
		.byte 0 /* add NULL character */)
		(e.g., .asciz "Hello\n")
Instruction	DCI	.word / .hword
	(e.g., DCI 0xBE00; Breakpoint-BKPT 0)	(e.g., .hword 0xBE00
		/* Breakpoint (BKPT 0) */)

#### Use of a Suffix

In the assembler for ARM processors, some instructions can be followed by suffixes. For Cortex-M0, the available suffixes are shown in Table 5.4.

Table 5.4: Suffixes for Cortex-M0 Assembly Language

Suffix	Descriptions
S	Update APSR (flags); for example, ADDS R0, R1; this ADD operation will update APSR
EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE	Conditional execution. EQ = Equal, NE = Not Equal, LT = Less Than, GT = Greater Than, etc. On the Cortex-M0 processor, these conditions can only be applied to conditional branches. For example, $BEQ$ label; branch to label if equal

### **Conditional Suffixes**

Table 5.7: Condition Suffixes for Conditional Branch

Suffix	Branch Condition	Flags (APSR)
EQ	Equal	Z flag is set
NE	Not equal	Z flag is cleared
CS/HS	Carry set / unsigned higher or same	C flag is set
CC/LO	Carry clear / unsigned lower	C flag is cleared
MI	Minus / negative	N flag is set (minus)
PL	Plus / positive or zero	N flag is cleared
VS	Overflow	V flag is set
VC	No overflow	V flag is cleared
HI	Unsigned higher	C flag is set and Z is cleared
LS	Unsigned lower or same	C flag is cleared or Z is set
GE	Signed greater than or equal	N flag is set and V flag is set, or
		N flag is cleared and V flag is cleared ( $N == V$ )
LT	Signed less than	N flag is set and V flag is cleared, or
		N flag is cleared and V flag is set (N != V)
GT	Signed greater then	Z flag is cleared, and either both N flag and V flag are set, or
		both N flag and V flag are cleared ( $Z == 0$ and $N == V$ )
LE	Signed less than or equal	Z flag is set, or either N flag set with V flag cleared, or N flag cleared and V flag set (Z == 1 or N != V)

#### Instruction List

The instructions in the Cortex-M0 processor can be divided into various groups based on functionality:

- Moving data within the processor
- Memory accesses
- Stack memory accesses
- Arithmetic operations
- Logic operations
- Shift and rotate operations
- Extend and reverse ordering operations
- Program flow control (branch, conditional branch, and function calls)
- Memory barrier instructions
- Exception-related instructions
- Other functions

#### Instruction List

The instructions in the Cortex-M0 processor can be divided into various groups based on functionality:

- Moving data within the processor
- MOV (move) instruction can be used to transfer data between two registers, or it can be used to put an immediate constant value into a register.

#### Instruction List

The instructions in the Cortex-M0 processor can be divided into various groups based on functionality:


- MOVS R0, #0x12; Set R0 = 0x12 (hexadecimal)
- MOVS R1, #'A'; Set R1 = ASCII character A

#### Moving Data within the Processor

Instruction	MOV
Function	Move register into register
Syntax (UAL)	MOV <rd>, <rm></rm></rd>
Syntax (Thumb)	MOV <rd>, <rm></rm></rd>
	CPY <rd>, <rm></rm></rd>
Note	Rm and Rn can be high or low registers CPY is a pre-UAL synonym for MOV (register)

Instruction	MOVS/ADDS
Function	Move register into register
Syntax (UAL)	MOVS <rd>, <rm></rm></rd>
' ' '	ADDS <rd>, <rm>, #0</rm></rd>
Syntax (Thumb)	MOVS <rd>, <rm></rm></rd>
Note	Rm and Rn are both low registers
	APSR.Z, APSR.N, and APSR.C (for ADDS) update

Instruction	MOV
Function	Move immediate data (sign extended) into register
Syntax (UAL)	MOVS <rd>&gt;, #immed8</rd>
Syntax (Thumb)	MOV <rd>&gt;, #immed8</rd>
Note	Immediate data range 0 to +255 APSR.Z and APSR.N update



### DCD Inserting the word

```
PRESERVE8; Indicate the code here preserve
; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
; Start of CODE area
  main
    LDR R3,=MY_NUMBER; Get the memory location of MY_NUMBER
    LDR R4, [R3]; Read the value 0x12345678 into R4
    ;LDR RO,=HELLO_TEXT; Get the starting address of HELLO_TEXT
```

### DCD Inserting the word

- ;BL PrintText ; Call a function called PrintText to
- ; display string
- ALIGN 4
- MY\_NUMBER DCD 0x1234567
- ;HELLO\_TEXT DCB "Hello\n", 0; Null terminated string
- stop B stop
- END

## Move betweenSpecial Registers and Registers

Instruction	MRS
Function Syntax	Move Special Register into register  MRS <rd>, <specialreg></specialreg></rd>
Note	Example:  MRS R0, CONTROL; Read CONTROL register into R0  MRS R9, PRIMASK; Read PRIMASK register into R9  MRS R3, xPSR; Read xPSR register into R3

Table 5.5: Special Register Symbols for MRS and MSR Instructions

Symbol	Register	Access Type
APSR	Application Program Status Register (PSR)	Read/Write
EPSR	Execution PSR	Read only
IPSR	Interrupt PSR	Read only
IAPSR	Composition of IPSR and APSR	Read only
EAPSR	Composition of EPSR and APSR	Read only
IEPSR	Composition of IPSR and EPSR	Read only
XPSR	Composition of APSR, EPSR, and IPSR	Read only
MSP	Main stack pointer	Read/Write
PSP	Process stack pointer	Read/Write
PRIMASK	Primary exception mask register	Read/Write
CONTROL	CONTROL register	Read/Write in Thread mode Read only in Handler mode

Instruction	MSR
Function	Move register into Special Register
Syntax	MSR <specialreg>, <rd></rd></specialreg>
Note	Example:
	MSR CONTROL, R0; Write R0 into CONTROL register
	MSR PRIMASK, R9; Write R9 into PRIMASK register


### SUB and ADC

Instruction	ADC
Function Syntax (UAL)	Add with carry and update APSR ADCS <rd>, <rm></rm></rd>
Syntax (Thumb) Note	ADC $<$ Rd $>$ , $<$ Rm $>$ Rd $=$ Rd $+$ Rm $+$ Carry Rd and Rm are low registers.


Instruction	SUB
Function Syntax (UAL) Syntax (Thumb) Note	Subtract two registers SUBS <rd>, <rn>, <rm> SUB <rd>, <rn>, <rm> Rd = Rn - Rm, APSR update. Rd, Rn, Rm are low registers.</rm></rn></rd></rm></rn></rd>

Instruction	SUB
Function	Subtract a register with an immediate constant
Syntax (UAL)	SUBS <rd>, <rn>, #immed3</rn></rd>
	SUBS <rd>, #immed8</rd>
Syntax (Thumb)	SUB <rd>, <rn>, #immed3</rn></rd>
	SUB <rd>, #immed8</rd>
Note	Rd = Rn - ZeroExtend(#immed3), APSR update, or
l	Rd = Rd - ZeroExtend(#immed8), APSR update.
	Rd, Rn are low registers.

## Move betweenSpecial Registers and Registers



## Move betweenSpecial Registers and Registers, ADCS and SBCS



### Memory Access Instructions

Table 5.6: Memory Access Instructions for Various Transfer Sizes

Transfer Size	Unsigned Load	Signed Load	Signed/Unsigned Store
Word	LDR	LDR	STR
Half word	LDRH	LDRSH	STRH
Byte	LDRB	LDRSB	STRB

For memory read operations, the instruction to carry out single accesses is LDR (load):

Instruction	LDR/LDRH/LDRB	
Function	Read single memory data into register	
Syntax	LDR <rt>, [<rn>, <rm>]; Word read</rm></rn></rt>	
*	LDRH <rt>, [<rn>, <rm>]; Half Word read</rm></rn></rt>	
	LDRB <rt>, [<rn>, <rm>]; Byte read</rm></rn></rt>	
Note	Rt = memory[Rn + Rm]	
	Rt, Rn and Rm are low registers	

The Cortex-M0 processor also supports immediate offset addressing modes:

Instruction	LDR/LDRH/LDRB
Function	Read single memory data into register
Syntax	LDR <rt>, [<rn>, #immed5]; Word read</rn></rt>
'	LDRH <rt>, [<rn>, #immed5]; Half Word read</rn></rt>
	LDRB <rt>, [<rn>, #immed5]; Byte read</rn></rt>
Note	Rt = memory[Rn + ZeroExtend (#immed5 << 2)]; Word
	Rt = memory[Rn + ZeroExtend(#immed5 << 1)]; Half word
	Rt = memory[Rn + ZeroExtend(#immed5)]; Byte
	Rt and Rn are low registers

### Memory Access Instructions

```
main
    LDR r0,=0x20000000; Source address
    LDR r1,=0x20000100; Destination address
    LDR r2, =10; number of bytes to copy
    LDR r4,=0x20000050;
copy loop
    LDRB r3, [r0]; read 1 byte
    ADDS r0, r0, #1; increment source pointer
    STRB r3, [r1]; write 1 byte
    ADDS r1, r1, #1; increment destination pointer
    SUBS r2, r2, #1; decrement loop counter
    BNE copy loop; loop until all data copied
    LDR r2, =10; number of bytes to copy
    LDR r0,=0x20000000; Source address
    LDR r2, =10; number of bytes to copy
    LDR r4,=0x20000050;
```

### Memory Access Instructions

```
copy loop1
    LDRH r3, [r0]; read 1 byte
    ADDS r0, r0, #2; increment source
pointer
    STRH r3, [r4]; write 1 byte
    ADDS r4, r4, #2; increment destination
pointer
    SUBS r2, r2, #2; decrement loop counter
    BNE copy loop1; loop until all data
copied
stop B stop
  END
```

#### Memory Access Instructions (LDRH)

```
Core
                                                 ADDS r4, r4, #2; increment destination pointer
            0x20000002
                               □ 0x000001E6 1CA4
                                                      ADDS
                                                                r4.r4.#2
            0x2000010A
            0x0000000A
                                                                                                                                   system NUC1xx.c startup
                                                   1 LDR.asm
                                                               1 basicinstruction2.asm 1 ADR.asm 1 ASR.asm

    Illustration of ANDORMVN.asm

           0x00000101
                                  copy 50 bytes.asm
           0x20000050
                                       main
           0x00000000
           0x00000000
                                 11
           0x00000000
                                                  LDR r0,=0x200000000; Source address
           0x00000000
                                          LDR r1,=0x20000100 ; Destination address
           0x00000000
                                         LDR r2, =10; number of bytes to copy
           0x00000000
                                 15
                                          LDR r4,=0x20000050;
           0x00000000
                                 16 copy loop
  R12
            0x00000000
                                          LDRB r3, [r0]; read 1 byte
  R13 (SP)
            0x20000420
                                                                                              Memory 3
                                         ADDS r0, r0, #1; increment source pointer
  R14 (LR)
            0x000000DD
                                 19
                                         STRB r3, [r1]; write 1 byte
                                                                                               Address: 0x20000050
  R15 (PC)
            0x000001E6
                                         ADDS r1, r1, #1; increment destination pointer
±---xPSR
            0x01000000
                                          SUBS r2, r2, #1; decrement loop counter
                                                                                              0x20000050: 01 01 00 00 00 00 00 00 00 00 00
Banked
                                         BNE copy loop ; loop until all data copied
System
                                          LDR r2, =10; number of bytes to copy
Internal
                                         LDR r0,=0x20000000 ; Source address
                                                                                              0x2000007D: 00 00 00 00 00 00 00 00 00 00 00
  Mode
            Thread
                                          LDR r2, =10; number of bytes to copy
                                                                                              MSP
  Stack
                                                                                              IIII Memory 2 IIII Memory 3
                                          LDR r4,=0x20000050;
  States
```

#### Memory Access Instructions (LDRB)

```
BME COPY 100P; 100P UNTIL ALL GATA COPIEG
            0x20000005
                             □ 0x000001D6 D1F9
                                                            0x000001CC
            0x20000105
            0x00000005
                                                 1 LDR.asm
            0x00000003
                                 copy_50_bytes.asm
                                                           basicinstruction2.asm
                                                                             ADR.asm
                                                                                        1 ASR.asm
                                                                                                  Illustration of ANDORMVN.asm
                                                                                                                         system_NUC1xx.c
            0x20000050
                                        PRESERVE8 ; Indicate the code here preserve
            0x00000000
                                   ; 8 byte stack alignment
            0x00000000
                                                                 ; Indicate THUMB code is used
            0x00000000
                                                    AREA
                                                          |.text|, CODE, READONLY
            0x00000000
            0x00000000
                                                 EXPORT main
            0x00000000
                                    : Start of CODE area
            0x00000000
   R12
            0x00000000
                                     main
   R13 (SP)
            0x20000420
                                                                                       Memory 3
                                10
   R14 (LR)
            0x000000DD
                                11
                                                                                        Address: 0x20000100
    R15 (PC)
            0x000001D6
                                               LDR r0,=0x200000000; Source address
                                       LDR r1,=0x20000100 ; Destination address
                                                                                       0x20000100: 01 01 02 02 03 00 00 00 00 00 00 00 00 00
····· Banked
                                14
                                       LDR r2, =10; number of bytes to copy
                                                                                       :-- System
                                       LDR r4,=0x20000050;
                                                                                       .... Internal
                                16 copy loop
                                                                                       Thread
                                       LDRB r3, [r0]; read 1 byte
            MSP
   Stack
                                18
                                                                                        Memory 2 Memory 3
                                       ADDS r0, r0, #1; increment source pointer
   States
                                       STRB r3, [r1] ; write 1 byte
            0.00000758
                                20
                                       ADDS r1, r1, #1; increment destination pointer
                                       SUBS r2, r2, #1; decrement loop counter
                               22
                                       BNE copy loop ; loop until all data copied
                                23
                                       LDR r2, =10; number of bytes to copy
                                24
                                       LDR r0,=0x20000000 ; Source address
                                       LDR r2, =10; number of bytes to copy
                                        LDR r4.=0x20000050 :
                               27 copy loop1
```

### ADR, ADC (difference)

Instruction	ADR (ADD)	
Function	Add an immediate constant with PC to a register without updating APSR	
Syntax (UAL)	ADR <rd>, <label> (normal syntax)</label></rd>	
	ADD <rd>, PC, #immed8 (alternate syntax)</rd>	
Syntax (Thumb)	ADR <rd>, (normal syntax)</rd>	
	ADD <rd>, PC, #immed8 (alternate syntax)</rd>	
Note	Rd = (PC[31:2] << 2) + ZeroExtend(#immed8 << 2).	
	This instruction is useful for locating a data address within the program memory	
	near to the current instruction. The result address must be word aligned.	
	Rd is a low register.	

Instruction	ADC
Function	Add with carry and update APSR
Syntax (UAL)	ADCS <rd>, <rm></rm></rd>
Syntax (Thumb)	ADC <rd>, <rm></rm></rd>
Note	Rd = Rd + Rm + Carry
	Rd and Rm are low registers.

## Move between Special Registers and Registers

- 0x90000000 + 0x90000000 Result =
   0x30000000, N = 0, Z = 0, C = 1, V = 1
- 0x00001234 0x00001000 Result ¼
   0x00000234, N = 0, Z = 0, C = 1, V = 0

### SUB, SBC, RSB, MULS

Instruction	SUB
Function	Subtract SP by an immediate constant
Syntax (UAL)	SUB SP, SP, #immed7
Syntax (Thumb)	SUB SP, #immed7
Note	SP = SP - ZeroExtend(#immed7 << 2).
	This instruction is useful for C functions to adjust the SP for local variables.

Instruction	SBC
Function	Subtract with carry (borrow)
Syntax (UAL)	SBCS <rd>, <rd>, <rm></rm></rd></rd>
Syntax (Thumb)	SBC <rd>, <rm></rm></rd>
Note	Rd = Rd - Rm - Borrow, APSR update.
	Rd and Rm are low registers.

Instruction	RSB
Function	Reverse Subtract (negative)
Syntax (UAL)	RSBS <rd>, <rn>, #0</rn></rd>
Syntax (Thumb)	NEG <rd>, <rn></rn></rd>
Note	Rd = 0 - Rm, APSR update.
	Rd and Rm are low registers.


Instruction	MUL
Function	Multiply
Syntax (UAL)	MULS <rd>, <rm>, <rd></rd></rm></rd>
Syntax (Thumb)	MUL <rd>, <rm></rm></rd>
Note	Rd = Rd * Rm, APSR.N, and APSR.Z update.
	Rd and Rm are low registers.

#### SBCS and SUBS

```
Core
                     0xFFFFFFE
                     0x00000000
       R2
                     0x00000003
                     0x00000000
       R4
                     0x000000000
       R5
                     0x00000000
                     0x00000000
       R7
                     0x000000000
       R8
                     0x00000000
                     0x00000000
       R9
       R10
                     0 \times 0000000000
       R11
                     0x000000000
                     0x00000000
       R12
      ···· R13 (SP)
                    0x20000420
       R14 (LR)
                   0x000000DD
     ---- R15 (PC)
                    0x000001D0
   ±·····xPSR
                     0x610000000
±····· Banked
  ··· System
□····· Internal
       Mode
                     Thread
       Stack
                     MSP
       States
                     52
       Sec
                     0.00000433
```

```
0x000001D2 0000
                      MOVS
                               r0,r0
0x000001D4 0001
                      MOVS
                               r1.r0
                                    ★ SBCS.asm
                   startup_NUC1xx.s
                                               copy_50_bytes.asm
     system NUC1xx.c
     :64 bit substraction
  3
             PRESERVE8 ; Indicate the code here preserve
     ; 8 byte stack alignment
                                     : Indicate THUMB code is used
                               |.text|, CODE, READONLY
                      AREA
                   EXPORT main
     : Start of CODE area
 10
 11
 12
       main
 13
         LDR r0,=0x00000001; X Low(X = 0x0000000100000001)
 14
         LDR r1,=0x00000001; X High
 15
         LDR r2,=0x00000003; Y Low(Y = 0x000000000000000)
 16
         LDR r3,=0x00000000 ; Y High
 17
         SUBS r0, r0, r2; lower 32-bit
 18
         SBCS r1, r1, r3; upper 32-bit
19
     stop B stop
 20
                   END
```

#### **CMP** and **CMN**



Instruction	СМР
Function Syntax (UAL) Syntax (Thumb) Note	Compare  CMP <rn>, #immed8  CMP <rn>, #immed8  Calculate Rd — ZeroExtended(#immed8), APSR update but subtract result is not stored. Rn is a low register.</rn></rn>

Instruction	CMN
Function Syntax (UAL) Syntax (Thumb) Note	Compare negative CMN <rn>, <rm> CMN <rn>, <rm> Calculate Rn — NEG(Rm), APSR update but subtract result is not stored. Effectively the operation is an ADD.</rm></rn></rm></rn>

#### **Oberations**

# BIC, MVN, TST

Instruction	BIC	place signat
Function	Logical Bitwise Clear	
Syntax (UAL)	BICS <rd>, <rd>, <rm></rm></rd></rd>	
Syntax (Thumb)	BIC <rd>, <rm></rm></rd>	
Note	Rd = AND(Rd, NOT(Rm)), APSR.N, and APSR.Z update. Rd and Rm are low registers.	

Instruction	MVN
Function	Logical Bitwise NOT
Syntax (UAL)	MVNS <rd>, <rm></rm></rd>
Syntax (Thumb)	MVN <rd>, <rm></rm></rd>
Note	Rd = NOT(Rm), APSR.N, and APSR.Z update.
	Rd and Rm are low registers.

Instruction	тѕт
Function	Test (bitwise AND)
Syntax (UAL)	TST <rn>, <rm></rm></rn>
Syntax (Thumb)	TST <rn>, <rm></rm></rn>
Note	Calculate AND(Rn, Rm), APSR.N, and APSR.Z update, but
	the AND result is not stored.
	Rd and Rm are low registers.

- BIC(1100,0011))
- =AND(1101,not(0011))
- =AND(1101,1100)
- 1101
- 1100
- -----
- 1100
- BIC(1100,1011))
- =AND(1101,not(1011))
- =AND(1101,0100)
- 1101
- 0100
- -----
- 0100

# BICS, MVN

```
0x000001D4 43EC
                                                               MVNS
                                                                         r4,r5
- Core
                                           20: stop B stop
     R0
                0x00000030
                                     ⇒0x000001D6 E7FE
                                                                         0x00000106
     R1
                0x000000C0
     R2
                0x0000003F
                                         # BICMVN.asm*
                                                                           startup_NUC1xx.s Text2 copy_50_bytes.asm
     R3
                                                         system_NUC1xx.c
                0x000000C0
     R4
                0xFFFFFF3F
                                                 PRESERVE8 ; Indicate the code here preserve
     R5
                0x000000C0
                                            ; 8 byte stack alignment
     R6
                0x00000000
                                                                    THUMB
                                                                           ; Indicate THUMB code is used
     R7
                0x00000000
                                                                        |.text|, CODE, READONLY
                                                                AREA
     R8
                0x00000000
     R9
                0x00000000
                                                            EXPORT main
     R10
                0x00000000
                                            ; Start of CODE area
     R11
                0x00000000
     R12
                0x00000000
                                            main
     R13 (SP)
                0x20000420
                                        10
     R14 (LR)
                0x000000DD
                                       11
                                                 LDR r0,=0xF0; and (r0,not(r1))
     R15 (PC)
                0x000001D6
                                       12
                                                LDR r1,=0xC0
  ± ····· xPSR
                0x81000000
                                       13
                                                 BICS r0, r0, r1; 30
   Banked
                                       14
                                                LDR r2,=0xFF;
  System
                                       15
                                                LDR r3,=0xC0; and (r2,not(r3)3F
⊡ .... Internal
                                       16
                                                BICS r2, r2, r3
     Mode
                Thread
                                       17
                                                LDR r4,=0xFF ;
     Stack
                MSP
                                       18
                                                 LDR r5,=0xC0;3F
     States
                51
                                       19
                                                MVNS r4, r: 0xC0 = 0x0000000C0
     Sec
                0.00000425
                                     < 20 <
                                            stop B stop
                                        21
                                              END
```

# Extend and Reverse Ordering Operations

Instruction	REV (Byte-Reverse Word)
Function	Byte Order Reverse
Syntax	REV <rd>, <rm></rm></rd>
Note	$Rd = \{Rm[7:0], Rm[15:8], Rm[23:16], Rm[31:24]\}$
	Rd and Rm are low registers.






Figure 5.7: REV operation.


Instruction	REV16 (Byte-Reverse Packed Half Word)	
Function	Byte Order Reverse within half word	
Syntax	REV16 < Rd>, < Rm>	
Syntax Note	$Rd = \{Rm[23:16], Rm[31:24], Rm[7:0] , Rm[15:8]\}$ $Rd \ and \ Rm \ are \ low \ registers.$	




#### **REV and REV16**

```
PRESERVE8
       THUMB
       AREA |.TEXT|, CODE, READONLY
       EXPORT main
main
       LDR R0,=0x11223344
       REV R1, R0
       LDR R0,=0x11223344
       REV16 R1, R0
stop B stop
   END
```





# REVSH, SXTB, SXTH






Figure 5.9: REVSH operation.

These reverse instructions are usually used for converting data between little endian and big endian systems.

The SXTB, SXTH, UXT, and UXTH instructions are used for extending a byte or half word data into a word. They are usually used for data type conversions.

Instruction	SXTB (Signed Extended Byte)
Function Syntax Note	SignExtend lowest byte in a word of data SXTB <rd>, <rm> Rd = SignExtend(Rm[7:0])</rm></rd>
	Rd and Rm are low registers.

Instruction	SXTH (Signed Extended Half Word)
Function	SignExtend lower half word in a word of data
Syntax	SXTH <rd>, <rm></rm></rd>
Note	Rd = SignExtend(Rm[15:0])
1	Rd and Rm are low registers.

# UXTB, UXTH

Instruction	UXTB (Unsigned Extended Byte)
Function	Extend lowest byte in a word of data
Function Syntax Note	UXTB <rd>, <rm></rm></rd>
Note	Rd = ZeroExtend(Rm[7:0])
	Rd and Rm are low registers.

Instruction Set 97

Instruction	UXTH (Unsign Extended Half Word)
Function Syntax	Extend lower half word in a word of data UXTH <rd>, <rm></rm></rd>
Note	Rd = ZeroExtend(Rm[15:0]) Rd and Rm are low registers.

With SXTB or SXTH, the data are extended using bit[7] or bit[15] of the input data, whereas for UXTB and UXTH, the data are extended using zeros. For example, if R0 is 0x55AA8765, the result of these extended instructions is


```
SXTB R1, R0 ; R1 = 0x00000065

SXTH R1, R0 ; R1 = 0xFFFF8765


UXTB R1, R0 ; R1 = 0x00000065

UXTH R1, R0 ; R1 = 0x00008765
```


# SXTH, SXTB, UXTB, UXTH




# SXTH with 15bit 1(8765)




# SXTH with 15 bit 0(6765)



#### **UXTBwith zero extended**



# UXTH with after 15 bit extended by zero



# Shift and Rotate Operations

#### Shift and Rotate Operations



The Cortex-M0 also supports shift and rotate instructions. It supports both arithmetic shift operations (the datum is a signed integer value where MSB needs to be reserved) as well as logical shift.

Instruction	ASR
Function Syntax (UAL)	Arithmetic Shift Right ASRS <rd>, <rd>, <rm></rm></rd></rd>
Syntax (Thumb)	ASR <rd>, <rm></rm></rd>
Note	Rd = Rd >> Rm, last bit shift out is copy to APSR.C, APSR.N and APSR.Z are also updated. Rd and Rm are low registers.

Instruction	ASR
Function Syntax (UAL)	Arithmetic Shift Right ASRS <rd>, <rm>, #immed5</rm></rd>

(Continued)

### **ASR**

When ASR is used, the MSB of the result is unchanged, and the Carry flag is updated last bit shifted out (Figure 5.3).






Figure 5.3: Arithmetic Shift Right.

#### **ASR**


```
PRESERVE8; Indicate the code here preserve
   ; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
   ; Start of CODE area
main
   LDR r2,=0x00000080;
   ASRS r0,r2,#04
   LDR r2,=0x80000000;
   ASRS r0,r2,#04
stop B stop
  END
```

#### **ASR**

```
0x000001CE 0000
                                                             MOVS
                                                                       r0,r0
               0xF8000000
                                      0x00000100 0080
                                                                       r0.r0.#2
                                                             LSLS
               0x00000000
    ·R1
     R2
               0x80000000


★ ASR.asm


                                                                               system_NUC1xx.c startup_NUC1xx.s
                                                                                                                     Text2
     R3
               0x00000000
                                        ★ ASR.asm
                                                                1 BICMVN.asm
     R4
               0x00000000
                                                 PRESERVE8 ; Indicate the code here preserve
     R5
               0x00000000
                                                 ; 8 byte stack alignment
     R6
               0x00000000
                                                                                ; Indicate THUMB code is used
                                                                    THUMB
     R7
               0x00000000
                                                                       |.text|, CODE, READONLY
                                                                AREA
     R8
               0x00000000
                                         5
                                                            EXPORT main
    · R9
               0x00000000
                                                 : Start of CODE area
    R10
               0x00000000
                                              main
               0x00000000
     R11
                                                 LDR r2,=0x00000080;
    R12
               0x00000000
                                                 ASRS r0, r2, #04
    R13 (SP)
               0x20000420
                                        10
                                                 LDR r2,=0x80000000;
    R14 (LR)
               0x000000DD
                                        11
                                                 ASRS r0, r2, #04
               0x000001CC
    R15 (PC)
                                     ⇒ 12
                                            stop B stop
    xPSR
               0x81000000
                                        13
                                                  END
  Banked
                                        14
  System
- Internal
```



#### LSLS and LSRS


• For logical shift operations, the instructions are LSL (Figure 5.4) and LSR (Figure 5.5).






#### **LSLS**


```
PRESERVE8; Indicate the code here preserve
   ; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
   ; Start of CODE area
main
       LDR r0,=0x80000001;
       LSLS r2,r0,#01
       LDR r0,=0x80000001;
       LSLS r2,r0,#02
stop B stop
       FND
```







#### **LSRS**

```
PRESERVE8; Indicate the code here preserve
   ; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
   ; Start of CODE area
main
       LDR r0,=0x80000001;
       LSRS r2,r0,#31
       LDR r0,=0x80000001;
       LSRS r2,r0,#30
stop B stop
  END
```






# **RORS**




Instruction	ROR
Function Syntax (UAL) Syntax (Thumb) Note	Rotate Right RORS <rd>, <rd>, <rm> ROR <rd>, <rm> ROR <rd>, <rm> Rd = Rd rotate right by Rm bits, last bit shifted out is copied to APSR.C, APSR.N and APSR.Z are also updated. Rd and Rm are low registers.</rm></rd></rm></rd></rm></rd></rd>

#### RORS

```
PRESERVE8; Indicate the code here preserve
    ; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
    ; Start of CODE area
  main
         LDR r0,=0x80000001;
         MOVS r2,#31;32-1
         RORS r0,r2
         LDR r0,=0x80000001;
         MOVS r2,#30
         RORS r0,r2
stop B stop
  END
```





# Branch and Branch under condition

#### Program Flow Control

There are five branch instructions in the Cortex-M0 processor. They are essential for prograr flow control like looping and conditional execution, and they allow program code to be partitioned into functions and subroutines.

Instruction	B (Branch)
Function	Branch to an address (unconditional)
Function Syntax	B <label></label>
Note	Branch range is $+/-$ 2046 bytes of current program counter

Instruction	B <cond> (Conditional Branch)</cond>	
Function	Depending of APSR, branch to an address	
Syntax	B <cond> <label></label></cond>	
Note	Branch range is +/- 254 bytes of current program counter.	
	For example,	
	CMP R0, #0x1 ; Compare R0 with 0x1	
	BEQ process1 ; Branch to process1 if R0 equal 1	

ment . 1. 1. A.1. 11.1. 11.1. AA AMESS MAN

### Condition Suffixes.

Table 5.7: Condition Suffixes for Conditional Branch

8	place signature on

Suffix	Branch Condition	Flags (APSR)
EQ	Equal	Z flag is set
NE	Not equal	Z flag is cleared
CS/HS	Carry set / unsigned higher or same	C flag is set
CC/LO	Carry clear / unsigned lower	C flag is cleared
MI	Minus / negative	N flag is set (minus)
PL	Plus / positive or zero	N flag is cleared
VS	Overflow	V flag is set
VC	No overflow	V flag is cleared
HI	Unsigned higher	C flag is set and Z is cleared
LS	Unsigned lower or same	C flag is cleared or Z is set
GE	Signed greater than or equal	N flag is set and V flag is set, or
		N flag is cleared and V flag is cleared (N == V)
LT	Signed less than	N flag is set and V flag is cleared, or
		N flag is cleared and V flag is set (N != V)
GΤ	Signed greater then	Z flag is cleared, and either both N flag and V flag are set, or
		both N flag and V flag are cleared ( $Z == 0$ and $N == V$ )
LE	Signed less than or equal	Z flag is set, or either N flag set with V flag cleared, or N flag cleared and V flag set $(Z == 1 \text{ or } N != V)$

The 1--- will --- we do not do not the died dies --- --- --- --- --- A A---

# BL and BX

Instruction	BL (Branch and Link)
Function	Branch to an address and store return address to LR. Usually use for function calls, and can be used for long-range branch that is beyond the branch range of branch instruction (B <label>).</label>
Syntax	BL <label></label>
Syntax Note	Branch range is +/- 16MB of current program counter. For example, BL functionA; call a function called functionA

Instruction	BX (Branch and Exchange)
Function	Branch to an address specified by a register, and change processor state depending on bit[0] of the register.
Syntax	BX <rm></rm>
Note	Because the Cortex-M0 processor only supports Thumb code, bit[0] of the register content (Rm) must be set to 1, otherwise it means it is trying to switch to the ARM state and this will generate a fault exception.

# BLX-when working with a function pointers

Instruction	BLX (Branch and Link with Exchange)
Function	Branch to an address specified by a register, save return address to LR, and change processor state depending on bit[0] of the register.
Syntax	BLX <rm></rm>
Note	Because the Cortex-M0 processor only supports Thumb code, the bit [0] of the register content (Rm) must be set to 1, otherwise it means it is trying to switch to the ARM state and this will create a fault exception.

BLX is used when a function call is required but the address of the function is held inside a register (e.g., when working with function pointers).

# **Memory Barrier Instructions**

Instruction	DMB
Function	Data Memory Barrier
Syntax Note	DMB
Note	Ensures that all memory accesses are completed before new memory access is committed

Instruction	DSB
Function	Data Synchronization Barrier
Syntax	DSB
Note	Ensures that all memory accesses are completed before the next instruction is executed

Instruction	ISB
Function	Instruction Synchronization Barrier
Syntax	ISB
Note	Flushes the pipeline and ensures that all previous instructions are completed before executing new instructions

# **Exception-Related Instructions**


The Cortex-M0 processor provides an instruction called supervisor call (SVC). This inst causes the SVC exception to take place immediately if the exception priority level of higher than current level.

Instruction	SVC
Function	Supervisor call
Syntax	SVC # <immed8></immed8>
	SVC <immed8></immed8>
Note	Trigger the SVC exception. For example,
	SVC #3; SVC instruction, with parameter, equals 3.
	Alternative syntax without the "#" is also allowed. For example,
	SVC 3; this is the same as SVC #3.

Instruction	CPS
Function	Change processor state: enable or disable interrupt
Syntax	CPSIE I ; Enable Interrupt (Clearing PRIMASK)
	CPSID I; Disable Interrupt (Setting PRIMASK)
Note	PRIMASK only block external interrupts, SVC, PendSV, SysTick. But
	it does not block NMI and the hard fault handler.

# Sleep Mode Feature Related Instructions

Instruction	WFI
Function Syntax	Wait for Interrupt WFI
Syntax Note	Stops program execution until an interrupt arrives or until the processor enters a debug state.



Instruction	WFE
Function Syntax	Wait for Event WFE
Note	If the internal event register is set, it clears the internal event register and continues execution. Otherwise, stop program execution until an event (e.g., an interrupt) arrives or until the processor enters a debug state.

# Send Event to Wake up other processor

The Send Event (SEV) instruction is normally used in multiprocessor systems to wake up other processors that are in sleep mode by means of the WFE instruction. For single-processor systems, where the processor does not have a multiprocessor communication interface or the multiprocessor communication interface is not used, the SEV can only affect the local event register inside the processor itself.

Instruction	SEV
Function	Send event to all processors in multiprocessing environment (including itself)
Syntax	SEV
Note	Set local event register and send out an event pulse to other microprocessor in a multiple processor system

### Other Instructions

Instruction	NOP	
Function Syntax	No operation NOP	
Note	The NOP instruction takes one cycle minimum on Cortex-M0. In general, delay timing produced by NOP instruction is not guaranteed and can vary among different systems (e.g., memory wait states, processor type). If the timing delay needs to be accurate, a hardware timer should be used.	

Instruction	ВКРТ	
Function	Breakpoint	
Syntax	BKPT # <immed8></immed8>	
,	BKPT <immed8></immed8>	
Note	BKPT instruction can have an 8-bit immediate data field. The debugger can use this as an identifier for the BKPT. For example,  BKPT #0; breakpoint, with immediate field equal zero  Alternative syntax without the "#" is also allowed. For example,  BKPT 0; This is the same as BKPT #0.	

Instruction YIELD	
Function	Indicate task is stalled
Syntax	YIELD
Note	Execute as NOP on the Cortex-M0 processor

# LDR using Label

Pseudo Instruction	LDR Click on Sign to a	dd text ar
Function	Load a 32-bit immediate data into register Rd place signature o	n a PDF F
Syntax	LDR <rd>, =immed32</rd>	
Note	This is translated to a PC-related load from a literal pool. For example, LDR R0, =0x12345678; Set R0 to hexadecimal value 0x12345678 LDR R1, =10; Set R1 to decimal value 10 LDR R2, ='A'; Set R2 to character 'A'	

Pseudo Instruction	LDR	
Function Syntax Note	current program counter. Fo	e word aligned and should be closed to the rexample, you can put a data item in program access this data item using LDR.
	CONST_NUM DCD 0x17	; Put a data item in program code

Other pseudo instructions depend on the tool chain being used. For more information, please