

- Basics!
 In the diagram, a processor with multicore is considered

 A p core is a micro cpv, capat an execution unit, executes

 an instruction
- 2) unitially data will be in main memory and conficere searches data fer processing in its local cache, it not available, then seasches in the shared cache
- 3) If the data is present in the shared cache, it supply to the core requesting for it.
- 4) It in the should cache, data is not there then search is made in main memory, brings the milling data back to shared cache and then the private cache of the corresponding suguested core.

 This consumes lot & memocro cycles

- 6) Any core wants to read a data & is not available in' its cache, then it is going to place a transaction on the bus three core 4 wants to access a data and is a miss, will place a transaction (indicating a miss) ones the bus and place a transaction (indicating a miss) ones the bus and cut the other cache controller associated with multicore all the other cache controller associated with multicore System will snoop on the bus and they take this trans action by the checking its the address and checks in the private caches I shared cache.
- 7) It any core has found that data, it a suspends by sharing the data based on the protocol.

 Supplying
- 8) The State information about each cache block is maintained in the table like

[V d Is I data] -> cache block


d:- disty bit indicated that data is modified/updated

S: Shared bit, the = 1 means, the data is shared across all the cores (Global data) based on this ablock can have different States

9) A state associated with each block can be

i) Shared: - As mentioned earlier, the data is shared across the cores

ii) modified: The data block which the capdated by the core. Two cores can't update the same data at the same time so out to all cores for a pasticular data only one core can have modified state in its private



iii) when one core modifies the Shared data, other cores which has the Same copy, should change their State as invalidated init local copy.

3 - State transition diagram torwaite back (4)

Remember: a) when cache is full, one of the victim blow will be removed for to keep new data.

b) white back cache policey is implemented.

cache controller for each private cache updates the state of each block in suspense to processor end snoop events and updates the transaction.

1) A cache can have 3 States

(Invalid)



(modified) Exclusive state (lead/write)

cache Replacement policy.

2) consider core 4 wants/to read data & it is a miss and eache is full and copywill select the victim block & the state & victim block is invalid them.

State & victim block is invalid to shared & places state is changed from invalid to shared & places the transaction read miss on the buy

place read miss on bus

3) & CPU/quad miss, victim's state is exclusive.

then also

10 9188 d acrome bis summoned

Exclusive us pead min Shared

WB: white back

Exclusive us pead min Shared

WB: white back

Parellusive us pead min Shared

[b=20] m.m., then for if the victim's state is exclusive, means d=1 it is updated there fore the repetated data must be written back to the lower level cache.

4). Epu/core 4 Read min & victim's blove state is shared then shared place Read min on the bus

So for all the 3 states & for head miles, the State is changed to Shared & transaction is placed on the bus.

5) her core 4 suguest data & is miles and assume the cache of cone 3 has that data & is in modified state then in come core 3 cache the sate changes from

modified book with the Sale

so now core 3 & core 4 cache has same data

6


6) core 4 write request and is a miss the cache remove replacement policy has selected a victim block to remove and the state of the victim block its invalid them.



3) cone 4 unité request à is a mins & victim block's State is Exclusive

Exclusive No need to change the state modified CPU turite mill was block; place write mills on bus


8) core 4 waite originant & is a miles & victimi block's State is shared



9) Now for a write miss, if any core has the data in an Exclusive data state Savy for Eg core 3 has then core 3 for that block changes the state as



10) Assume only core 2 has a data which is in shared state and other core has updated it, then core 2 cache state will change from



(11) Another situation for Read hit.

Core 4 Read & is a hit & state is shared then no need to change the state

(Shared) CPV read hit

(8)

12) core 4 read request for data. Si is a hit by The State is Exclusive, then no need to change the State

Read Not Exclusive/moetified.

Now consider for west hit.

13) core 4 suguest to moite a dater & the is a hit in a black whose state is Exclusive then no need to change the state

write (modified)

14) core 4 suguest to usite a data & is a hit but state is grared then (Shared)

x clusine () as it of the

15) As a gresuit of (4) it any core has that shared. Same copy of data then it has to more from shared. to invalid state

(Invalid weite mins by Shared

This is about the 3-State write back invalidation protocol.

It ensures that coherence is maintained across all multicore system

Limitations! -

- 1) It is used for multicome 81m which has upto 8 cores
- 2) It is difficult to implement more than & cores