

cache mapping technique

CPU searthes data in the cache,

Tritially eache memory is empty, so the brequently accessed data has to be loaded into cache memory



2) eache consider cache is full and new data has to be loaded into cache.



To load x or y one of data item in the cache has to removed, to make a space for new data.

In the above two Situations, one has to decide.

which data block of main memory is to be loaded in which block of the cache?

Different mapping techniques will help to manage mapping of data from main memory to cache memory.

Disect mapped cache

A simple way to determine cache locations in which to stoole memory blocks is the direct-mapping technique

In this

Block j of the maps to -> Block j %, fotol no g blocks in cache

consider a cache with 128 blocks of 16 words 89



each

I tacke block zan hold 16 words and we have a m. m with 2018 words & no of bite in m. mis 16

Blocko

1.0

Addreu 0000 0000 0000 0000

BIOCK 4095 1111 1111 1111 1111

main memory totaly has 64 kwords (total capacity) K=1024, each location capacity is 16 words 64 × 1024 words

16

= 4096 locations i.e from 0 to 4095

placement of a block in the cache is determined by m.m. CRE general Given m.m address is now divided into 3 parts 1) word 2) Block 3) Tag bit

Block word

word : - Total no quords in a location i e 16 24=16 so 4 bits ig

ber wood

Block! - Totally we have 128 blocks in the cache i e 27 = 128 : 7 bits too block.

Tag: - Remaining (16 - (4+7)) = 5 bits is for tag

These bits are used to identify whether data is present
in cachelnot. &! - Block 3 g m.m is stoned in

3 1/128 = 3 g the cache blow.

256 of of the m.m is a mapped to 256 / 128 = 0 oth block of the cache

Blow 1, 129, 257 are stored in cache blows

1 / 128 = 1 } 15t block of the cache

257/, 128 21 Since more than one m. m blow is mapped onto a given cache block position contention arises.

Associative mapping

- 1) In this main memory block can be placed into any cache block position.
- 2) Space in the cache can be utilized more efficiently
- 3) It the cache is full, new data to be loaded then to remove one of the cache block, least succently page suplacement algorithm is used
- 4) cost q associative cache is higher than the cost of direct mapped cache

(5) main memory address is divided into two fields Tag word word ! - 4 bits


Since 24=16 words 2, Tag: Remains bite core tag bit


Simple enample


consider cpv has suggested the data presenting the main memory of 0, 8, 0, 6,8

and we have four blows in the cache

- 10-T8 2
- 1) on blow of m.misloaded in on 4 cache
 - 2) 8 g m.m =>1 & cache
 - 3) 0 -> hit
 - 4) 6 mm => 2nd block &
 - 5) 8th -> hit








Set - associative

Block
$$3 \frac{1}{64}$$
 $= 3$
 $= 3$
 $195\frac{1}{64}$
 $= 26$
 $= 3$
 $= 3$
 $259\frac{1}{64}$
 $= 26$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$
 $= 3$

A block ext-associative cache consiste of a total of 64 6 locus divided into 4-block sets The main memory consists & 4096 blocks, each consisting 4 128 words

- a) How many bits are there is a main memory
- b) How many bit are there in each 4 the TAG. SET and word fields?
- a) Total no g blocks in mm = 4096 Each block holds: 128 words The capacity of m.m = 4096 ×128 livray Block = 524,288 2 = 524, 288




- 19 bite is some in m.maddress

b) out of 19 bits TAY !- Remaining 8 bit is for tag SET: -64 blocks /4 = 16 = 7 4 bits word! - 128 words (27) so 7 bite

T 0	1	7
181	4	'
	1	word
TAG	Sa	word

problems on cache memory

- 1) A System has a main memory with 16 megabytes of addressable locations and a 32 kilobytes desect mapped cache with 8 bytes per block. The minimum addressable unit is a byte.
 - a) How many blocks are in the cache?
 - b) Show how the memory address is partitioned?
- a) The main memory has 16 megabytes



So the total no q bits in main memory

address = 24 bits


Cache has 0 869tes 7 32 kB 8.


2 × 102 y

2 × 20 = 212

So 12 bits we orequired

2 cache blocks





Answer:

- 1) 3 2) 6
- 3) 3 4) 21