

Combinational and Sequential Circuits

Combinational circuits are defined as the time independent circuits which do not depend upon previous inputs to generate any output are termed as combinational circuits.



Figure: Combinational Circuits

Sequential circuits are those which are dependent on clock cycles and depend on present as well as past inputs to generate any output.




Figure: Sequential Circuit


Adder

Adder :- A combinational circuit that performs the addition of bits is called an Adder. Each computer has an adder located in its CPU(ALU) that is responsible for the process of addition ,calculation of memory address and many other work. There are two types of Adder..

Half Adder

Full Adder

Half Adder:-A combinational circuit that performs the addition of two bits is called a Half Adder. It receives two inputs and produces two outputs Sum and Carry. The **block diagram** for a **half adder** is as follows.



electronicclinic.com



Input		Output	
A	B	Sum = S	Carry = C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

electronicclinic.com

$$\text{Sum}(A,B) = \bar{A}B + A\bar{B}$$


$$\text{Carry}(A,B) = AB$$

Adder



Adder

Full Adder:- A combinational circuit that performs the addition of three bits is called a Full Adder. It receives three inputs and produces two outputs Sum and Carry. The Block diagram for the Full Adder is shown below.





Input			Output	
A	B	C	Sum = S	Carry = C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum}(A,B,C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Carry}(A,B,C) = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$


Adder




electronicclinic.com

Adder

Full Adder Using 2 half Adder



electronicclinic.com




electronicclinic.com

Adder

Disadvantage of Full Adder:

In parallel adders, carry output of each full adder is given as a carry input to the next higher-order state. Hence, these adders it is not possible to produce carry and sum outputs of any state unless a carry input is available for that state.

So, for computation to occur, the circuit has to wait until the carry bit propagated to all states. This induces carry propagation delay in the circuit.



Consider the 4-bit ripple carry adder circuit above. Here the sum S_3 can be produced as soon as the inputs A_3 and B_3 are given. But carry C_3 cannot be computed until the carry bit C_2 is applied whereas C_2 depends on C_1 . Therefore to produce final steady-state results, carry must propagate through all the states. This increases the carry propagation delay of the circuit.

The propagation delay of the adder is calculated as “**the propagation delay of each gate times the number of stages in the circuit**”. For the computation of a large number of bits, more stages have to be added, which makes the delay much worse. Hence, to solve this situation, **Carry Look-ahead Adder was introduced.**

Carry Look-ahead Adder

Carry Look-ahead Adder :- is the faster adder circuit. It reduces the propagation delay, which occurs during addition, by using more complex hardware circuitry. It is designed by transforming the ripple-carry Adder circuit such that the carry logic of the adder is changed into two-level logic. (**Predict the Carry**)

A	B	C _i	C _{i+1}	Condition
0	0	0	0	No carry generate
0	0	1	0	
0	1	0	0	
0	1	1	1	No carry propagate
1	0	0	0	
1	0	1	1	
1	1	0	1	Carry generate
1	1	1	1	

Carry Look-ahead Adder

Carry Generate $G_i = 1$. It depends on A_i and B_i inputs. G_i is 1 when both A_i and B_i are 1. Hence, G_i is calculated as $G_i = A_i \cdot B_i$.

Carry propagated P_i is associated with the propagation of carry from C_i to C_{i+1} . It is calculated as $P_i = A_i \oplus B_i$

Using the G_i and P_i terms the Sum S_i and Carry C_{i+1} are given as below –

$$\bullet S_i = P_i \oplus C_i.$$

$$\bullet C_{i+1} = C_i \cdot P_i + G_i.$$

Therefore, the carry bits C_1 , C_2 , C_3 , and C_4 can be calculated as


$$\bullet C_1 = C_0 \cdot P_0 + G_0.$$

$$\bullet C_2 = C_1 \cdot P_1 + G_1 = (C_0 \cdot P_0 + G_0) \cdot P_1 + G_1.$$

$$\bullet C_3 = C_2 \cdot P_2 + G_2 = (C_1 \cdot P_1 + G_1) \cdot P_2 + G_2.$$


$$\bullet C_4 = C_3 \cdot P_3 + G_3 = C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot G_1 + G_2 \cdot P_3 + G_3.$$

Carry Look-ahead Adder



$$C_1 = C_0P_0 + G_0$$


Implementation of C1



$$C_2 = C_0P_0P_1 + G_0P_1 + G_1$$


Implementation of C2

Carry Look-ahead Adder




- $C2 = C1.P1 + G1 = (C0.P0 + G0).P1 + G1.$
- $C3 = C2.P2 + G2 = (C1.P1 + G1).P2 + G2.$
- $C4 = C3.P3 + G3 = C0.P0.P1.P2.P3 +$
 $P3.P2.P1.G0 + P3.P2.G1 + G2.P3 +$
 $G3$

Carry Look-ahead Adder



- $C1 = C0P0 + G0$
- $C2 = C1.P1 + G1 = (C0.P0 + G0).P1 + G1.$
- $C3 = C2.P2 + G2 = (C1.P1 + G1).P2 + G2.$
- $C4 = C3.P3 + G3 = C0.P0.P1.P2.P3 +$
 $P3.P2.P1.G0 + P3.P2.G1 + G2.P3 +$
 $G3$

Carry Look-ahead Adder



MULTIPLICATION OF TWO NUMBERS

Multiplication of two fixed point binary number in *signed magnitude representation* is done with process of *successive shift and add operation*.

$$\begin{array}{r} 10111 \text{ (Multiplicand)} \\ \times 10011 \text{ (Multiplier)} \\ \hline 10111 \\ 10111 \\ 00000 \\ 00000 \\ 10111 \\ \hline 011011010 \text{ (Product)} \end{array}$$

In the multiplication process we are considering successive bits of the multiplier, least significant bit first.

If the multiplier bit is 1, the multiplicand is copied down else 0's are copied down.

The numbers copied down in successive lines are shifted one position to the left from the previous number.


Finally numbers are added and their sum form the product.

The sign of the product is determined from the sign of the multiplicand and multiplier.

If they are alike, sign of the product is positive else negative.

MULTIPLICATION OF TWO NUMBERS


Hardware Implementation for Multiplying Binary Numbers



1. Initially multiplicand is stored in B register and multiplier is stored in Q register.
2. Sign of registers B (Bs) and Q (Qs) are compared using **XOR** functionality (i.e., if both the signs are alike, output of XOR operation is 0 unless 1) and output stored in As (sign of A register). **Note:** Initially 0 is assigned to register A and E flip flop. Sequence counter is initialized with value n, n is the number of bits in the Multiplier.
3. Now least significant bit of multiplier is checked. If it is 1 add the content of register A with Multiplicand (register B) and result is assigned in A register with carry bit in flip flop E. Content of E A Q is shifted to right by one position, i.e., content of E is shifted to most significant bit (MSB) of A and least significant bit of A is shifted to most significant bit of Q.
4. If $Q_n = 0$, only shift right operation on content of E A Q is performed in a similar fashion.
5. Content of Sequence counter is decremented by 1.
6. Check the content of Sequence counter (SC), if it is 0, end the process and the final product is present in register A and Q, else repeat the process.

MULTIPLICATION OF TWO NUMBERS

Flowchart for Multiplying Binary Numbers



MULTIPLICATION OF TWO NUMBERS

Multiplicand = 10111

Multiplier = 10011

Multiplicand B = 10111	E	A	Q	SC
Multiplier in Q	0	00000	10011	101
Qn = 1; add B		10111		
First partial product	0	10111		
Shift right EAQ	0	01011	11001	100
Qn = 1; add B		10111		
Second partial product	1	00010		
Shift right EAQ	0	10001	01100	011
Qn = 0; shift right EAQ	0	01000	10110	010
Qn = 0; shift right EAQ	0	00100	01011	001
Qn = 1; add B		10111		
Fifth partial product	0	11011		
Shift right EAQ	0	01101	10101	000

Final product in AQ
0110110101

2's Compliment Representation

Representation of NEGATIVE NUMBERS:-

1. Sign Magnitude Representation
2. 1's Complement Representation
3. 2's Complement Representation

Q. Represent +25 and -25 in all 3 above forms.
Binary of $(25)_{10}$ ——— $(11001)_2$

+25

{	1. Sign Magnitude	0 11001 ↓ ↓ Sign bit magnitude
	2. 1's Complement	0 11001 ↓ ↓ Sign magnitude
	3. 2's Complement	0 11001 ↓ ↓ Sign magnitude


-25

{	1. Sign Magnitude	1 11001 ↓ ↓ Sign magnitude
	2. 1's Complement	1 00110 ↓ ↓ Sign magnitude
	3. 2's Complement	1 00110 +1 ----- 1 00111 ↓ ↓ Sign magnitude

0 1100
↓
1 00110

MULTIPLICATION OF TWO NUMBERS


Booth algorithm gives a procedure for **multiplying binary integers** in signed 2's complement representation **in efficient way**, i.e., less number of additions/subtractions required.



Hardware Implementation

MULTIPLICATION OF TWO NUMBERS

BOOTH'S MULTIPLICATION ALGORITHM



MULTIPLICATION OF TWO NUMBERS

(i) 9×13
 BR 01001 QR

$(9)_{10} \rightarrow (1001)_2 \rightarrow (0|1001)$
 Sign Magnitude
 $(13)_{10} \rightarrow (1101)_2 \rightarrow (0|1101)$
 $\overline{BR} + 1 = BR$ \overline{BR} $\overline{BR} + 1$
 01001 10110 10111

$Q_n Q_{n+1}$	AC	QR	Q_{n+1}	SC
Initially	00000	01101	0	101
10	\rightarrow 10111 10111			
ashr (AC & QR)	11011	10110	1	100
01	\rightarrow 01001 00100			
ashr	00010	01011	0	011
10	\rightarrow 10111 11001			
ashr	11100	10101	1	010
11	\rightarrow 11110			
ashr	01001	01010	1	001
01	\rightarrow 00011			
ashr	00011	10101	0	000

0001110101
 $1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$
 $\Rightarrow 64 + 32 + 16 + 0 + 4 + 0 + 1$
 $\Rightarrow 117$

$Q_n Q_{n+1}$
 01 \rightarrow 1
 10 \rightarrow 2
 00 \rightarrow 0
 11 \rightarrow 3

MULTIPLICATION OF TWO NUMBERS

(ii) -9×13

BR \uparrow 10111
QR \uparrow

$(9)_{10} \rightarrow (1001) \rightarrow (10111) \leftarrow 2's \text{ Comp Rep}$
 $(13)_{10} \rightarrow (1101) \rightarrow (01101)$

$\overline{BR} + 1 = (10111) \xrightarrow{BR} (\overline{BR}) (01000) \rightarrow (\overline{BR} + 1) (01001)$

01001
10110 $\leftarrow 1's \text{ Comp}$
+1
10111 $\leftarrow 2's \text{ Comp}$

$Q_n \ Q_{n+1}$	AC	QR	Q_{n+1}	SC
Initial	00000	01101	0	101
10 \rightarrow	01001			
	01001			100
ashr \rightarrow	00100	10110	1	
01	10111			
	11011			011
ashr \rightarrow	11101	11011	0	
10 \rightarrow	01001			
	000110			010
ashr \rightarrow	00011	01101	1	
11	00001	10110	1	001
ashr \rightarrow	10111			
01 \rightarrow	11000			000
ashr \rightarrow	11100	01011	0	

$\leftarrow 2's \text{ Comp Rep.}$

MULTIPLICATION OF TWO NUMBERS

(ii) 9×-13

BR \uparrow 01001
QR \uparrow

$(9)_{10} \rightarrow (1001) \rightarrow \overset{+9}{(01001)}$
 $(13)_{10} \rightarrow \overset{13}{(01101)} \rightarrow \overset{-13}{(10011)}$

$\overline{BR} + 1 = \overline{BR}$
 $01001 \quad 10110 \quad 10111$

2's Comp Representation
 01101
 10010
 $\underline{+1}$
 10011 — 2's Co

$Q_n Q_{n+1}$	AC	QR	Q_{n+1}	SC
Initial	00000	10011	0	101
10 \rightarrow	$\begin{array}{r} 10111 \\ \hline 10111 \end{array}$			
ashr \rightarrow	11011	11001	1	100
ashr \rightarrow	11101	11100	1	011
01 \rightarrow	$\begin{array}{r} 01001 \\ \hline 01001 \end{array}$			
ashr \rightarrow	$\begin{array}{r} 00110 \\ \hline 00011 \end{array}$	01110	0	010
ashr \rightarrow	00001	10111	0	001
10 \rightarrow	$\begin{array}{r} 10111 \\ \hline 11000 \end{array}$			
ashr \rightarrow	11100	01011	1	000

This is 2's Comp Rep.

00011100100 — 1's
 $\underline{+1}$ — 2's

$$\begin{array}{r} 00011100101 \\ \hline 76543210 \end{array}$$

= 117 as in 2's Comp $\therefore -117$

MULTIPLICATION OF TWO NUMBERS

(iv)

-9×-13
 $\uparrow \quad \uparrow$
 BR QR
 1011

$(9)_{10} \rightarrow (1001)$ $(-9) \rightarrow (10111)$ ← 2's Comp Rep
 $(13)_{10} \rightarrow (1101)$ $(-13) \rightarrow (10011)$ ← 1's Comp
 $\overline{BR} + 1 = BR$ $\overline{BR} \rightarrow (01000) \rightarrow (01001)$ ← 2's Comp

01001
 10110 ← 1's Comp
 +1
 10111 ← 2's Comp

01101
 10010 ← 1's Comp
 +1
 10011 ← 2's Comp

$Q_n Q_{n+1}$	AC	QR	Q_{n+1}	SC
Initial	00000	10011	0	101
10 →	01001			
ashr →	01001 00100	11001	1	100
ashr ¹¹ →	00010	01100	1	011
01 →	10111			
ashr →	11001 11100	10110	0	010
00 ashr →	11110	01011	0	001
10 →	01001 00011			
ashr →	00011	10101	1	000


+ 117

Array Multiplier

- The multiplication of two binary numbers can be done with one micro operation by means of a combinational circuit (**called Array Multiplier**) that forms the product bits all at once.
- This is a fast way of multiplying two numbers since all it takes is the time for the signals to propagate through the gates that form the multiplication array.
- However, an array multiplier requires a large number of gates, and for this reason it was not economic.
- For Multiplier j bits
Multiplicand k bits
 $j \times k$ AND gates are required
 $(j - 1)$ k -bit adders to produce a product of $j + k$ bits.

Array Multiplier

2-bit by 2-bit Array Multiplier



Multiplier j bits

Multiplicand k bits

$j \times k$ AND gates

$(j - 1)$ k -bit adders to

produce a product of

$j + k$ bits.


$j=2, k=2$

AND Gates $2 \times 2 = 4$

1, 2 bit adders

$2 + 2 = 4$ bit product

Array Multiplier



Multiplier j bits

Multiplicand k bits

$j \times k$ AND gates

$(j - 1)$ k -bit adders to

produce a product of

$j + k$ bits.


$j=3, k=4$

AND Gates $3 \times 4 = 12$

2, 4-bit adders

$3 + 4 = 7$ bit product

Array Multiplier



Division Algorithm

The Division of two fixed-point binary numbers in the signed-magnitude representation is done by the cycle of successive compare, shift, and subtract operations.

	11010	Quotient = Q
Divisor B =) 0111000000	Dividend = A
10001	01110	
	011100	
	-10001	

	-010110	
	--10001	

	--001010	
	---010100	
	----10001	

	----000110	
	-----00110	Remainder

Division Algorithm

Divisor:

$B = 10001$

$$\begin{array}{r}
 11010 \\
 \overline{)0111000000} \\
 01110 \\
 011100 \\
 - \underline{10001} \\
 -010110 \\
 - \underline{10001} \\
 --001010 \\
 ---010100 \\
 ---- \underline{10001} \\
 ----000110 \\
 -----00110
 \end{array}$$

Quotient = Q

Dividend = A

5 bits of $A < B$, quotient has 5 bits

6 bits of $A \geq B$

Shift right B and subtract; enter 1 in Q

7 bits of remainder $\geq B$

Shift right B and subtract; enter 1 in Q

Remainder $< B$; enter 0 in Q ; shift right B


Remainder $\geq B$

Shift right B and subtract; enter 1 in Q


Remainder $< B$; enter 0 in Q

Final remainder

Division Algorithm



Division Algorithm



Division Algorithm

Divisor B = 10001	<i>E</i>	<i>A</i>	<i>Q</i>	<i>SC</i>
Dividend: shl <i>EAQ</i> add $\bar{B} + 1$ <i>E</i> = 1	0	01110 11100 <u>01111</u>	00000 00000	5
Set $Q_n = 1$ shl <i>EAQ</i> Add $\bar{B} + 1$ <i>E</i> = 1	1 1 0	01011 01011 10110 <u>01111</u>	00001 00010	4
Set $Q_n = 1$ shl <i>EAQ</i> Add $\bar{B} + 1$ <i>E</i> = 1	1 1 0	00101 00101 01010 <u>01111</u>	00011 00110	3
<i>E</i> = 0; leave $Q_n = 0$ Add <i>B</i>	0	11001 <u>10001</u>	00110	2
Restore remainder shl <i>EAQ</i> Add $\bar{B} + 1$ <i>E</i> = 1	1 0	01010 10100 <u>01111</u>	01100	
Set $Q_n = 1$ shl <i>EAQ</i> Add $\bar{B} + 1$ <i>E</i> = 1	1 1 0	00011 00011 00110 <u>01111</u>	01101 11010	1
<i>E</i> = 0; leave $Q_n = 0$ Add <i>B</i>	0	10101 <u>10001</u>	11010	
Restore remainder Neglect <i>E</i>	1	00110	11010	0
Remainder in <i>A</i> : Quotient in <i>Q</i> :		00110	11010	

Final Remainder: 00110
Final Quotient: 11010

Floating Point Arithmetic operation

A floating point number in computer registers consists of two parts a Mantissa **m** and Exponent **e**. The two parts represent a number obtained from multiplying **m** times a radix **r** raised to the value of **e**

$$m \times r^e$$

For example a decimal number 537.25 is represented in a register with $m=53725$ and $e=3$ and radix(r) = 10

$$.53735 \times 10^3$$

Consider the addition of two real decimal numbers as fixed point numbers:

$$\begin{array}{r} 1234.00 \\ + 56.78 \\ \hline 1290.78 \end{array}$$

Now if we try to add the same numbers written in floating point notation, we see that simply adding the mantissas will not make sense unless the exponents are equal:

$$\begin{array}{r} 0.1234 * 10^4 \\ + 0.5678 * 10^2 \end{array}$$

Floating Point Arithmetic operation

Thus, the following steps must be carried out before adding / subtracting two floating point numbers:

1. Make the exponents of the two numbers equal by making the smaller exponent equal to the larger and dividing the mantissa of the smaller number by the same factor by which its exponent was increased, in order to preserve the actual value of the number.
2. Add / subtract the mantissas.
3. If necessary, re-normalize the result (this is called *post-normalization*).

We apply those steps to the example above:

$$\begin{array}{l} 1. \quad 0.1234 * 10^4 \\ \quad + 0.5678 * 10^2 = + 0.005678 * 10^4 \end{array}$$

$$\begin{array}{r} 2. \quad 0.1234 * 10^4 \\ \quad + \quad 0.005678 * 10^4 \\ \hline \quad 0.129078 * 10^4 \end{array}$$

3. The result is already normalized.

Floating Point Arithmetic operation




FIGURE 11.14 Registers for floating-point arithmetic operations.

Floating Point Arithmetic operation

Addition and Subtraction : Algorithm for Addition and Subtraction of two numbers is divided into 4 parts:-

1. Check for Zeros
 2. Align the mantissa
 3. Add or Subtract the mantissas
 4. Normalize the result
-





FIGURE 11.15 Addition and subtraction of floating-point numbers.

Floating Point Arithmetic operation

Multiplication: Multiplication of two numbers is divided into 4 parts:-

1. Check for Zeros
 2. Add the exponents
 3. Multiply the mantissas
 4. Normalize the product
-



RE 11.16 Multiplication of floating-point numbers.

Floating Point Arithmetic operation

Division : Division of two numbers is divided into 5 parts:-

1. Check for Zeros
 2. Initialize registers and evaluate the sign
 3. Align the dividend
 4. Subtract the exponents
 5. Divide the mantissas
-




FIGURE 11.17 Division of floating-point numbers.

Arithmetic operation


The arithmetic microoperations can be implemented in one composite arithmetic circuit. The basic component of an arithmetic circuit is the **parallel adder**. By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations. The output of the binary adder is calculated from the following arithmetic sum:

$$D = A + Y + C$$

TABLE 5.4 Arithmetic Circuit Function Table


Select			Input	Output	Microoperation
S_1	S_0	C_{in}	Y	$D = A + Y + C_{in}$	
0	0	0	B	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	$D = A$	Transfer A
1	0	1	0	$D = A + 1$	Increment A
1	1	0	1	$D = A - 1$	Decrement A
1	1	1	1	$D = A$	Transfer A

Arithmetic operation



Arithmetic operation

Logic microoperations specify binary operations for strings of bits stored in registers. These operations consider each bit of the register separately and treat them as binary variables.



(a) Logic diagram

S_1	S_0	Output	Operation
0	0	$E = A \wedge B$	AND
0	1	$E = A \vee B$	OR
1	0	$E = A \oplus B$	XOR
1	1	$E = \bar{A}$	Complement

(b) Function table

FIGURE 5.10 One stage of logic circuit.

Arithmetic operation

Applications of Logic microoperations: - They very useful for manipulating individual bits or a portion of a word stored in a register. They can be used to change bit values, delete a group of bits, or insert new bit values into a register. The following examples show how the bits of one register (designated by A) are manipulated by logic microoperations as a function of the bits of another register (designated by B). In a typical application, register A is a processor register and the bits of register B constitute a logic operand extracted from memory and placed in register B

selective-set

1010 A before

1100 B (logic operand)

1110 A after

the exclusive-OR microoperation can be used to selectively complement bits of a register.

selective-clear

1010 A before

1100 B (logic operand)

0010 A after

The corresponding logic microoperation is $A \leftarrow A \wedge \overline{B}$

Arithmetic operation

Mask operation

1010 A before

1100 B (logic operand)

1000 A after masking

The mask operation is an AND microoperation

Insert operation

0110 1010 A before

0000 1111 B (mask)

0000 1010 A after masking

and then insert the new value:

0000 1010 A before


1001 0000 B (insert)

1001 1010 A after insertion

The mask operation is an AND microoperation and the insert operation is an OR microoperation

Arithmetic operation


Shift microoperations :- are used for serial transfer of data. They are also used in conjunction with arithmetic, logic, and other data-processing operations. The contents of a register can be shifted to the left or the right.



Arithmetic operation

Arithmetic Logic Shift Unit:- Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an arithmetic logic unit, perform a microoperation, the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation and the result of the operation is then transferred to a destination register. The ALU is a combinational source registers circuit so that the entire register transfer operation from the performed through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often overall in a separate unit, but sometimes the shift unit is made part of the ALU.

Arithmetic operation



Arithmetic operation

Operation Select					Operation	Function
S ₃	S ₂	S ₁	S ₀	C _{in}		
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + B'$	Subtract with borrow
0	0	1	0	1	$F = A + B' + 1$	Subtraction
0	0	1	1	0	$F = A - 1$	Decrement A
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	x	$F = A \wedge B$	AND
0	1	0	1	x	$F = A \vee B$	OR
0	1	1	0	x	$F = A \oplus B$	XOR
0	1	1	1	x	$F = A'$	Complement A
1	0	x	x	x	$F = \text{shr } A$	Shift right A into F
1	1	x	x	x	$F = \text{shl } A$	Shift left A into F

IEEE Standard for Floating Point Numbers

IEEE Standard for Floating Point No:-

↳ Institute of Electrical & Electronics Engineering,
USA formulate a stand called IEEE-754 floating
point standard for


1. Representing floating point No
2. Perform arithmetic operation
in Computer System

The 2 standards for floating point No are:-

1. Single Precision
2. Double Precision.

IEEE Standard for Floating Point Numbers

1. Single Precision:- It has 32 bits divided into 3 parts




$$E' = E + \text{Bias value.}$$

Bias value is 127 ($2^7 - 1$).

$$\therefore E' = E + 127.$$

It is also called Excess 127 format.

2. Double Precision:- It has 64 bits divided into 3 parts.



$$E' = E + \text{Bias value}$$

Bias value is 1023

$$E = E + 1023$$

It is also called Excess 1024 format.

IEEE Standard for Floating Point Numbers


Q: Represent $(1259.125)_{10}$ in 32 bit and 64 bit Representation

$$(10011101011.001)_2 \\ \Rightarrow 1.0011101011001 \times 2^{10}$$

(a) 32-bit

$$E = 10$$


$$E' = E + 127 = 10 + 127 = (137)_{10} = (10001001)_2$$



(b) 64-bit

$$E = 10$$

$$E' = E + 1023 = 10 + 1023 = (1024)_{10} = (10000001001)_2$$



IEEE Standard for Floating Point Numbers

Q. Represent $(-307.1875)_{10}$ in 32 bit and 64 bit Repr...


$$(100110011.0011)_2$$

$$1.001100110011 \times 2^8$$

(a) 32-bit

$$E = 8$$


$$E' = E + 127 = 8 + 127 = 135 = (10000111)_2$$



(b) 64-bit

$$E = 8$$

$$E' = E + 1023 = 8 + 1023 = (1031)_{10} = 111111011$$




IEEE Standard for Floating Point Numbers

Q: $(.0625)_{10}$ Represent in 32 & 64 bit Rep_r.
↓
 $(.0001)_2$
 1.0×2^{-4}

(a) 32 bit

$$E = -4$$

$$E' = E + 127 = -4 + 127 = (123)_{10} = (1111011)_2$$



(b) 64-bit

$$E = -4$$

$$E' = E + 1023 = -4 + 1023 = (1019)_{10} = (1111111011)_2$$

