


1. Design a memory map for 256B of RAM (128B per block) and 256B of ROM

Components	Hexadecimal Address	Address bus									
		10	9	8	7	6	5	4	3	2	1
RAM 1	0x0000 - 0x007F		0	0	x	x	x	x	x	x	x
RAM 2	0x0080 - 0x00FF		0	1	x	x	x	x	x	x	x
ROM	0x0100 - 0x01FF		1	x	x	x	x	x	x	x	x



2. Design a memory map for 1024B of RAM (128B per block) and 1024B of ROM

[illegible]

