

UNIT - 1

Introduction & Basic Electrical properties of MOS ckt's:-

VLSI - Very Large Scale integration

Definition of I_c:-

I_c is an electronic for integrated circuit and may be given as combination of active or passive elements that are integrated on single silicon chip.

As there are several advantages of using Silicon which includes, it acts as good insulating material, oxidizing material.

Most of the Ic's available in the market are made using silicon only [i.e., 90%]

Trends in micro electronics:-

The electronics now a days available in the market are categorized by reliability, size, weight, volume, cost.

In addition to these the VLSI technology made an advantage to have a more powerful & flexible processor for availing a good source.




* The BJT was first invented by William Shockley & John Bardeen in 1947 at Bell laboratories.

* Up to 1950's the BJT technology was dominated by vacuum tubes.

* The 1st Ic technology was developed in 1960's and thereby a revolutionary come into the electronics industries.

Symbols of Mosfet:-

VLSI Technology



"BJT is a Current Controlled device whereas Mosfet is a Voltage Controlled device. It is controlled by a voltage on its gate terminal.

Levels of integration:- The top most is general but depending upon the complexity of integrated CKT the classification can be given as

SST (small scale integration) - 10 to 100

MSI (Medium scale integration) - 100 to 1000

LSI (large scale integration) - 1000 to 10^5

VLSI (very large scale integration) - 10^5 to 10^6

The upcoming technology i.e.)

ULSI (ultra large scale integration) - 10 to 100 million

Difference Between BJT and MOSFET

BJT

1. It is current control device.

2. Collector and emitter terminal's are not interchangeable.

3. Impedance is low.

4. I_{tp} Impedance is low

5. Trans conductance is high.

MOSFET

1. It is Voltage control device.


2. Drain and Source terminals are interchangeable.

3. Impedance is high.

4. I_{tp} Impedance is high

5. Transconductance is low

* Why it is called FET?


A)  $V_{\text{gs}} = \text{Voltage b/w gate and source terminals.}$

By the external application of v_{gs} there is an electric field development b/w gate and source

and hence it will get effected in corresponds with V_{GS} . Hence it is called field effect Transistor (FET).

The IC Era:-


- * The first IC emerged in the early 1960's.
- * Depending upon the potential of that IC, we can find no. of transistors that are being integrated in the single silicon chip.
- * In less than 3 decades the no of transistors count has risen from 100 to 1000 millions of transistors per chip.



Moore's law:-

The graphical representation that gives the relationship b/w the year, w/s no. of transistor per chip is called moore's law.

No of transistors per chip	supply voltage	channel length (μm)
10000m	3V	0.3
1000m	2.5V	0.25
100m	2V	0.2
10m	1.5V	0.15
1m	1V	1



channel length (μm) — . — . — . —

Supply Voltage ——————

No. of transistors — - - - - per chip


To have powerful and flexible processors, some more modifications are made to moore's law which includes reducing supply voltage and channel length.

Symbol's for IC fabrication process:-


oxide layer →




P-substrate →




N-Substrate →




p- diffusions →



n-diffusions




polysilicon




metal




depletion




N-MOS fabrication process:- For the designing of n-mos transistor we have to consider P-type of substrate material.



Step 1:- To improve the quality and protection an oxide layer of one micrometer thickness is grown over all surface of P-substrate.




Step 2: A photoresistive layer is grown at the top of oxide layer and it is exposed to uv light through suitable masking.




Step 4:- The uncovered portion of mask allows UV light to flow through it, the oxide layer will be get softened and remain covered position will be remain harden.


The portion which is softened will be remove and the process is called "Etching".



Step 5:- An oxide layer of 0.5um thickness is grown and using polysilicon and metal gate terminal can be extracted.




Step 6:- To diffuse n-type of impurities into p-type of substrate the masking and Etching processes are again carried out.




Step 7:- The uncovered portions of mask will be got softend and then by removed using etching process.


The n-type of impurities are diffused into the P-type of substrate as shown below.




Step 8:- From the n-type of impurities drain and source terminals can be extracted using polysilicon and metals.




a) P-Mos fabrication Process:-




Step 1:- for the designing of P-Mos transistor we have to consider n-type of substrate material.



Step 2:- To improve the quality and protection on oxide layer of 1um thickness is grown overall surface of N-substrate.




Step 3:- A photoresistive layer is grown at the top of oxide layer and it is exposed to uv light through suitable Masking.




Step 4:- The uncovered position of mask allows uv light to flow through it, the oxide layer will get soften and remain covered portion will remain harden.


The portion which is soften will be removed and this process is called Etching.




Step 5:- An oxide layer of 0.1um thickness is grown and using polysilicon and metal gate terminal can be exerted.




Step 6:- To diffuse p-type of impurities into n-type of substrate → the masking and etching process are again carried out.



Step 7:- The uncovered portion of Mask will be get soften and there by removed by using "Etching" process. The n-type of impurities are diffused into p-type of substrate as shown in below.



Step 8:- from the p-type of impurities drain and source terminals can be extracted by using polysilicon and metals.




CMOS Inverter:-

- * CMOS is known as complementary metal oxide semi-conductor and it will produce output has complementation of input.
- * The CMOS can be designed with the help of PMOS and NMOS.
- * NMOS transistors are faster than PMOS devices because the Mobility of electrons are greater compare to Mobility of holes.

i.e., $v_{in} = 0.5 v_{tp}$

CMOS Inverter Circuit:-



V_{in}	Q_1	Q_2	$V_{o/p}$
0	ON	OFF	1
1	OFF	ON	0

Operation:-

Case(1):- When V_{in} is zero

when the input is logic 0 then the transistor Q_1 will get ON, Q_2 will get OFF thereby producing V_o as logic 1.

Case(2):- when V_{in} is logic 1.

when the Input is logic 1 then Q_1 will get turn off, Q_2 will get turn on, hence the V_o as logic 0.


Fabrication of CMOS:-

For the fabrication of CMOS we have different types:-


1. CMOS using P-well process
2. CMOS using N-well process
3. Twin-Tub process

CMOS fabrication using N-well process:-


Step 1:- for the designing of CMOS using N-well process we have to consider a P-type of substrate.




Step 2:- Diffuse N-type of substrate (N-well) into P-type of substrate.




Step 3:- grow oxide layer on the surface of P-type substrate of 1um thickness.




Step 4:- To improve photoresistiveness, a photoresistive layer is grown and it is exposed to uv light through suitable Masking.




Step 5:- The uncovered portions of mask will get soften and removed by etching process.




Step 6:- An oxide of oil layer is grown on the top of p-type of Substrate.




Step 7:- The gate terminals can be extracted from p and n type of substrates using polysilicon and metal.



Step 8:- To have diffusions of n-type and p-type




Step 9: finally Further c-Mos the q/p and o/p terminals can be extracted as like shown below.



2) CMOS fabrication using P-well process:-


Step 1: For the designing of C-MOS using P-well process we have to Consider a n-type substrate.





Step 2: - diffuse p-type substrate (p-well) into n-type of substrate.




Step 3: - grow oxide layer on the surface of P-type of substrate of 1um thickness.



Step 4: - To improve the protective ness a photoresistive layer is grown and it is exposed to uv light through suitable masking.




Step 5: The uncovered portions of mask will get soften and removing the "etching" process.




Step 6:-


An oxide layer of alum is grown on the top of P-type substrate.




Step 7:- The gate terminal can be extracted from P and n-type of the substrate using polysilicon metal.



Step 8: To have diffusion p-type and n-type into corresponding n & p type of substrates Repeat the steps from (4) to (6).




Step 9: finally for the CMOS the i/p and o/p terminals extracted as like shown below.



Minimum length of bus connection must be a minimum of 10 micrometers

your spallate blower surface blowers are used to reduce noise levels protection of environment and energy saving are

CMOS fabrication using Twin-Tub process:-
 of CMOS using twin-tub process is the logical extension of P-well and N-well process. The designing can be carried out by taking a high resistive N-type of substrate. Here the design is consider such that the performance of P-well do not comprise the performance of N-well using epitaxial layer. Hence doping level is readily achieve.




Comparision b/w CMOS technology and Bipolar technology

S.No	CMOS technology	Bipolar technology
1.	It is a Voltage controlled device.	It is a current controlled device.
2.	High input impedance and low output drain current.	Low input impedance and high output drain current.
3.	Low static power dissipation	High static power dissipation
4.	Scable threshold voltage	threshold voltage may depend on type of semiconducting materials & on device parameters.

- | | |
|---|---|
| 5. Bidirectional Capability
that is drain and source terminals can be interchanged. | These are essentially unidirectional. |
| 6. low transconductance, i.e., g_m is directly proportional to $1/\text{impedance}$. | High transconductance, that is $g_m \propto \text{vin}$ |
| $g_m \propto \frac{1}{\text{Impedance.}}$ | |
| 7. High package density. | Low package density. |
| 8. High noise margin | Low voltage swing levels |

enhancement mode MOSFET :- [nmos]

While designing N-Mos we have to take p-type of Substrate and it has two n-type of diffusions to form drain and source terminals for extracting gate, drain and source terminals polysilicon and metal contacts are used for necessary leads. Here we have to apply a suitable positive voltage at the gate terminal to create channel b/w drain and source



Operation of NMOS:-


The designing of NMOS includes considering a P-type of substrate and to heavily doped n⁺ input are diffuse into P-type of substrate to get drain and source terminals.

Case (1):-

When $V_{GS} = 0V$

when $V_{GS} = 0V$ no channel will be form and no current condition takes place.

- * Here when $V_{GS} = 0$ we can find two junction diodes that are connected in series back to back manner in b/w drain and source and these two diodes are in reverse bias condition.




Case (2):- when $V_{GS} > 0V$, means we are applying some possible voltage at the gate terminal then the majority charge carriers in NMOS that is holes will get sieppled by an amount of voltage applied at the gate terminal.

- * If we increase the gate potential step by step then the holes in the substrate will get

rippled and pushed down leaves a depletion region b/w drain and source. Hence it is called charge inversion layer.

* After having a charge inversion layer the holes in the gate terminal will get attracted to n⁺ diffusions present in drain and source terminals, thereby forming N-channel b/w drain and source.

Note:- The voltage at which charge inversion layer forms and the gate terminal can be inverted is called threshold voltage of mos device.



Case(3):- When $V_{GS} < V_T$, $V_{DS} = 0$.
No channel will be formed and hence no current conduction takes place i.e., $I_{DS} = 0$

Case(4):- $V_{GS} > V_T$, $V_{DS} \neq 0$


when $V_{GS} > V_T$ then channel will be formed but no current conduction takes place i.e., cut-off region.

Active region \rightarrow Current conduction takes place

Saturation Region \rightarrow acts as constant current source.


Case(5):- when $V_{GS} > V_t$, $V_{DS} \leq V_g$

when $V_{GS} > V_t$ channel will be form, when $V_{DS} = V_g$ ($V_{DS} = V_{GS} - V_t$) then near drain terminal there is an insufficient electric field and it is in non-saturation condition.



Case(6):- when $V_{GS} > V_t$, $V_{DS} > V_g$

when $V_{GS} > V_t$, $V_{DS} > V_g$ ($V_{DS} > V_{GS} - V_t$) then channel will be form and as V_{DS} is raised greater than $V_{GS} - V_t$ there is insufficient electric field near the drain terminal which causes the channel pinch off.





Here when $V_{GS} > V_T$, $V_{DS} > V_{GS} - V_T$ it is in saturation mode and hence acts as constant current source.

Note:- for an enhancement mode n-mos, the channel will be created by applying suitable positive voltage at the gate terminal.

* If it is p-MOS, to create channel we need to apply negative voltage at the gate terminal.

Depletion Mode N-MOS:- In Depletion mode MOSFET it is having an inbuilt channel that is no need to apply external voltage.

In this depletion mode n-mos the channel will be created b/w drain and source prior to manufacturing stage before applying insulating and metals.




Body Mass Effect:-

Note:- Depletion mode n-mos is always ON. If you want to remove channel, we need to apply the negative voltage at the gate terminal.

Body Mass Effect:-

for N-mos, basically the source voltage and body potential should be equal that is $V_S = V_B$.
If $V_B \neq 0$ i.e., it is having some inbuilt possible potential then it causes an effect on threshold voltage. hence threshold voltage level is increased to avoid this the body is connected to suitable negative voltage w.r.t. source hence this effect is called Body Mass effect.



Relationship b/w I_{DS} vs V_{DS} :-

The whole concept of mass transistor revolves around the application of V_{GS} which in turn causes to create a channel b/w drain and source.

\therefore the current I_{DS} is a dependent on both V_{GS} and V_{DS} .

The current I_{ds} can be given by

$$I_{ds} = -I_{sd}$$

$$\therefore I_{ds} = \frac{Qc}{\tau_{ds}} \rightarrow (1)$$

where Qc is charge and

τ_{ds} is electron transit time

we know that $\tau_{ds} = \frac{L}{V} \rightarrow (2)$

where L = length of the channel and

V = Velocity

The velocity 'v' can be given as

$$V = \mu E_{ds} \rightarrow (3)$$

where μ is called mobility constant

E_{ds} = Effective electric field b/w
drain and source.

$$E_{ds} = \frac{V_{ds}}{L} \rightarrow (4)$$

Sub (4) in (3)

$$V = \mu E_{ds}$$

$$V = \mu \frac{V_{ds}}{L} \rightarrow (5)$$

Sub (5) in (2)

$$\tau_{ds} = \frac{L}{V}$$

$$\tau_{ds} = \frac{L}{\mu V_{ds}}$$

$$\tau_{ds} = L^2 / \mu V_{ds} \rightarrow (6)$$

Sub ⑥ in ①

$$I_{ds} = \frac{Q_c}{V_{ds}}$$

$$I_{ds} = \frac{Q_c}{\frac{L^2}{\mu V_{ds}}}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

* $\mu_n = 650 \text{ cm}^2/\text{vsec}$
 $\mu_p = 240 \text{ cm}^2/\text{vsec}$ at
room temperature

Case (1):- Non-saturation
when it is in non-saturation then the effective voltage is $\frac{V_{ds}}{2}$.

The charge 'Q_c' can be given as

$$Q_c = E_g \epsilon_0 \epsilon_{ins} w L \rightarrow (1)$$

where E_g is effective gate voltage

ϵ_0 is permittivity of free space

$$\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}$$

ϵ_{ins} = relative Permittivity

$$\epsilon_{ins} = 4 \text{ (for silicon)}$$

w = width

L = length

$$\text{we know that } E_g = \left[V_g - \frac{V_{ds}}{2} \right]$$

where D = oxide thickness,

$$\text{w.k.t } V_g = V_{gs} - V_t$$

$$E_g = \left[\left(V_{gs} - V_t \right) - \frac{V_{ds}}{2} \right] \xrightarrow{D} (2)$$

$$Q_c = \left[\frac{(V_{gs} - V_t) - \frac{V_{ds}}{2}}{D} \right] \epsilon_0 \epsilon_{ins} \omega L$$

$$Q_c = \left[\frac{(V_{gs} - V_t) - \frac{V_{ds}}{2}}{D} \right] \frac{\epsilon_0 \epsilon_{ins} \omega L}{D} \rightarrow (3)$$

wkt

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

Sub eqn (3) in I_{ds} , we get

$$I_{ds} = \left[(V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \omega \mu}{D} \frac{\mu V_{ds}}{L^2}$$

$$I_{ds} = \left[(V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \mu V_{ds}}{D L}$$

$$I_{ds} = \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \mu}{D} \frac{\omega}{L}$$

$$\text{let } k = \frac{\epsilon_0 \epsilon_{ins} \mu}{D}$$

$$I_{ds} = \frac{k \omega}{L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$\text{Let } \frac{k \omega}{L} = \beta$$

$$I_{ds} = \beta \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$C_g = \frac{k \omega L}{\mu} \Rightarrow k = \frac{C_g \cdot \mu}{\omega L}$$

C_g = gate to channel Capacitance

$$I_{ds} = \frac{C_g u}{S L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{C_g u}{L^2} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$\omega kT C_g = C_0 \omega L$$

$$I_{ds} = \frac{C_0 \omega u}{L^2} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

Case(2) :- Saturation $[V_{ds} = V_{gs} - V_t]$

$$I_{ds} = \frac{k\omega}{L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \rightarrow (1)$$

→ Saturation starts at $V_{ds} = V_{gs} - V_t$

$$I_{ds} = \frac{k\omega}{L} \left[V_{ds}^2 - \frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{k\omega}{L} \left[\frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{k\omega}{L} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$\text{let } \frac{k\omega}{L} = \beta$$

$$I_{ds} = \beta \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{k\omega}{L} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$\text{WKT } C_g = \frac{k_w L}{\mu} \Rightarrow k = \frac{C_g \cdot \mu}{wL}$$

$$\Rightarrow I_{ds} = \frac{C_g \mu}{wL} \frac{V_s}{L} \cdot \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_g \mu}{L^2} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$\text{WKT } C_g = C_0 w L$$

$$I_{ds} = \frac{C_0 w \mu}{L^2} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_0 w \mu}{L} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

Transconductance (g_m)

Transconductance is defined as the relationship between output current 'I_{ds}' and input voltage 'V_{gs}'.

$$\therefore g_m = \frac{\delta I_{ds}}{\delta V_{gs}} \quad | \quad V_{ds} = \text{constant}$$

WKT

$$I_{ds} = \frac{Q_c}{T_{ds}}$$

$$T_{ds} = \frac{L^2}{\mu V_{ds}}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

$$\delta I_{ds} = \frac{\delta Q_c \mu V_{ds}}{L^2}$$

$$\text{WKT } C_g = \frac{kWL}{\mu} \Rightarrow k = \frac{C_g \cdot \mu}{WL}$$

$$\Rightarrow I_{ds} = \frac{C_g \mu}{WL} \frac{V_t}{L} \cdot \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_g \mu}{L^2} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$\text{WKT } C_g = C_0 WL$$

$$I_{ds} = \frac{C_0 W k \mu}{L^2} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_0 W \mu}{L} \left[\frac{(V_{gs} - V_t)^2}{2} \right]$$

Transconductance (g_m)

Transconductance is defined as the relationship between output current ' I_{ds} ' and input voltage ' V_{gs} '.

$$\therefore g_m = \frac{\delta I_{ds}}{\delta V_{gs}} \quad | \quad V_{ds} = \text{constant}$$

WKT

$$I_{ds} = \frac{Q_c}{T_{ds}}$$

$$T_{ds} = \frac{L^2}{4V_{ds}}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

$$\delta I_{ds} = \frac{\delta Q_c \mu V_{ds}}{L^2}$$

WKT

$$C_J = \frac{Q_C}{V_{GS}}$$

$$V_{GS} = \frac{Q_C}{C_J}$$

$$\delta V_{GS} = \frac{\delta Q_C}{C_J}$$

$$\therefore g_m = \frac{s I_{DS}}{\delta V_{GS}}$$

$$= \frac{s k_C \mu V_{DS}}{L^2}$$

$$g_m = \frac{C_J \mu V_{DS}}{L^2}$$

WKT: $C_J = C_0 \omega L$

$$\therefore g_m = \frac{C_0 \omega k \mu V_{DS}}{L^2}$$

$$g_m = \frac{C_0 \omega \mu V_{DS}}{L}$$

Output Conductance (g_{DS}):-

The output Conductance g_{DS} is defined as the relationship between output current I_{DS} and input voltage V_{GS} .

$$I_{ds} = \frac{I_{ds}}{V_{ds}} \quad | \quad V_{ds} = \text{constant}$$

WKT

$$I_{dc} = \frac{Q_c \mu V_{ds}}{L^2} \quad \text{and} \quad V_{gs} = \frac{Q_c}{C_g}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2} \quad | \quad \begin{matrix} \text{WKT} \\ \text{WKT} \end{matrix}$$

$$I_{ds} = C_g \mu V_{ds} \quad | \quad \begin{matrix} \text{WKT} \\ \text{WKT} \end{matrix}$$

$$I_{ds} \propto \frac{1}{L^2} \quad | \quad \begin{matrix} \text{WKT} \\ \text{WKT} \end{matrix}$$

An increase in the channel length of a device may cause reduce output conductance \bar{g}_{ds} .

Figure of Merit (w_0):-

The figure of merit w_0 is defined as the ratio of transconductance to the gate to channel capacitance (C_g).

$$\therefore w_0 = \frac{g_m}{C_g}$$

$$w_0 = \frac{C_g \mu V_{ds}}{L^2}$$

$$w_0 = \frac{C_g \mu V_{ds}}{L^2} \quad | \quad \begin{matrix} \text{WKT} \\ \text{WKT} \end{matrix}$$

$$W_0 = \frac{\mu V_{DS}}{L^2}$$

Since $V_{DS} = V_{GS} - V_T$

$$W_0 = \frac{\mu (V_{GS} - V_T)}{L^2}$$

N-mos Inverter:-

The N-mos inverter is more oftenly use and it can produce full amount of logic levels.

Description:-

- * The arrangement of nmos inverter consists of depletion mode and enhancement mode transistors.

- * Here the gate terminal of depletion mode nmos is connected to the drain terminal of enhancement mode nmos.

- * The depletion mode transistor is always on because of the inbuilt channel.


Operation:-

Case (1):-

When V_{IN} is logic '1'

When Input is logic 1 the transistor Q_2 turns on and

transistor Q_1 is ^{always} turns on because it is depletion mode



Truth Table:-

V_{IN}	Q_1	Q_2	V_O
0	ON	OFF	1
1	ON	ON	0

then V_{out} is logic 0.


Case(2):-

When V_i is logic '0'

When input is logic '0' then the transistor Q_2 remains off and Q_1 is on hence the o/p voltage is logic '1'.


Alternative Forms of pull-up:-

1. Resistive pull-up:- The Resistive pull-up configuration is not oftenly used while designing silicon substrate because high resistive values are not incorporated in that silicon substrate.




2. Depletion mode pull-up:-

It can produce High power dissipation and there may be a current flow in V_{DD} supply rails when V_{in} is logic '1'.




3. Enhancement mode pull-up:-

It produces high power dissipation V_{DD} supply rails and conduction starts when $V_{DD} = V_{gg}$




4. Complementary mass pull-up:-

In this configuration full amount of logic level can't be obtained and only one transistor will get turn on either for logic '0' or '1'.



Pass transistors:-

Eg:-



And logic


V_{DD}

$$V_O = V_{DD} - V_{TP}$$

* unlike Bipolar transistors

Pullup to pulldown ratio of nmos-inverter driven by another nmos inverter:-

The arrangement of pullup to pulldown ratio for one nmos inverter driven by another nmos is shown as below.



LKT

I_{ds} for saturation mode

$$I_{ds} = \frac{k_w}{L} \left[\left(\frac{V_{gs} - V_t}{2} \right)^2 \right]$$

for depletion mode, $V_{gs} = 0$

$$I_{ds} = k \frac{w_{pu}}{L_{pu}} \left[\left(\frac{-V_{td}}{2} \right)^2 \right] \rightarrow (1)$$

I_{ds} for enhancement mode, $V_{gs} = V_{inv}$

$$I_{ds} = \frac{k w_{pd}}{L_{pd}} \left[\left(\frac{V_{inv} - V_t}{2} \right)^2 \right] \rightarrow (2)$$

equating (1) and (2), $(1) = (2)$ we get

$$\frac{k w_{pu}}{L_{pu}} \left(\frac{-V_{td}}{2} \right)^2 = \frac{k w_{pd}}{L_{pd}} \left(\frac{V_{inv} - V_t}{2} \right)^2$$

$$\frac{1}{Z_{pu}} (-V_{td})^2 = \frac{1}{Z_{pd}} (V_{inv} - V_t)^2$$

$$(-V_{td})^2 = \frac{Z_{pu}}{Z_{pd}} (V_{inv} - V_t)^2$$

$$\frac{Z_{pu}}{Z_{pd}} = \frac{(-V_{td})^2}{(V_{inv} - V_t)^2}$$

$$\frac{Z_{PU}}{Z_{PD}} = \frac{(0.6V_{DD})^2}{(0.5V_{DD} - 0.2V_{DD})^2} = \left(\frac{0.6V_{DD}}{0.3V_{DD}}\right)^2$$



$$\frac{Z_{PU}}{Z_{PD}} = \frac{4}{1}$$

$$\boxed{\frac{Z_{PU}}{Z_{PD}} = 4:1}$$

\therefore The pullup to pulldown ratio of nmos inverter driven by another nmos is 4:1.


Pullup to pulldown ratio of nmos driven by another nmos with one or more pass transistors:-

The arrangement of pullup to pulldown ratio for nmos driven by another nmos with one or more pass transistors is depicted as below.



* when the output of inverter 1 is

passed through series of pass transistors. then full logic levels are not obtain due to threshold voltage of pass transistors i.e., $V_{in2} = V_{DD} - V_{tp}$.



- I_{ds} for saturation mode

$$I_{ds} = \frac{k_w}{L} \left(\frac{V_{gs} - V_t}{2} \right)^2$$

for depletion mode, V_{gs} = 0

$$I_{ds1} = \frac{k_w p_{ui}}{L p_{ui}} \left(-\frac{V_{td}}{2} \right)^2$$

$$I_1 = \frac{k}{Z_{PUI}} \left(-\frac{V_{td}}{2} \right)^2$$

for non-saturation, I_{ds} can be similar

$$I_{ds} = \frac{k_w}{L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

for enhancement mode, V_{gs} = V_{DD}

$$I_{ds1} = \frac{k_w p_{di}}{L p_{di}} \left[(V_{DD} - V_t) V_{ds1} - \frac{V_{ds1}^2}{2} \right]$$

$$\frac{I_{ds1}}{V_{ds1}} = \frac{k_w p_{di}}{L p_{di}} \left[(V_{DD} - V_t) - \frac{V_{ds1}}{2} \right]$$

neglecting

$$\frac{I_{ds1}}{V_{ds1}} = \frac{k}{Z_{pd1}} (V_{DD} - V_t)$$

$$R_i = \frac{k}{Z_{pd1}} (V_{DD} - V_t)$$

$$R_i = \frac{Z_{pd1}}{k(V_{DD} - V_t)}$$

$$V_{O1} = I_1 R_i$$

$$V_{O1} = \frac{1}{Z_{pu1}} \left(\frac{-V_{td}}{2} \right)^2 \times \frac{Z_{pd1}}{k(V_{DD} - V_t)}$$

$$V_{O1} = \frac{Z_{pd1}}{Z_{pu1}} \frac{(-V_{td})^2}{2(V_{DD} - V_t)}$$

For inverter 2

For saturation mode, I_{ds} can be seen by

$$I_{ds} = \frac{kL}{2} (V_{gs} - V_t)^2$$

For depletion mode, $V_{gs} = 0$

$$I_{ds2} = \frac{kLp_{u2}}{2} (-V_{td})^2$$

$$I_d = \frac{k}{Z_{pu2}} \frac{(-V_{td})^2}{2}$$

I_{ds} in non-saturation can be given by

$$I_{ds} = \frac{kL}{2} \left[[V_{gs} - V_t] V_{ds} - \frac{V_{ds}^2}{2} \right]$$

For enhancement mode, $V_{GS} = V_{DD} - V_{TP}$

$$I_{DS2} = \frac{k \omega P_{D2}}{L_{PD2}} \left[(V_{GS} - V_t) V_{DS2} - \frac{V_{DS2}^2}{2} \right]$$

$$\frac{I_{DS2}}{V_{DS2}} = \frac{k}{Z_{PD2}} \left[(V_{GS} - V_t) - \underbrace{\frac{V_{DS2}}{2}}_{\text{neglecting}} \right]$$

$$\frac{1}{R_2} = \frac{k}{Z_{PD2}} [V_{GS} - V_t]$$

$$\therefore \boxed{V_{GS} = V_{DD} - V_{TP}}$$

$$\frac{1}{R_2} = \frac{k}{Z_{PD2}} (V_{DD} - V_{TP} - V_t)$$

$$\boxed{R_2 = \frac{Z_{PD2}}{k (V_{DD} - V_{TP} - V_t)}}$$

$$V_{O2} = I_2 R_2$$

$$= \frac{k}{Z_{P_{O2}}} \frac{(-V_{TD})^2}{2} \times \frac{Z_{PD2}}{k (V_{DD} - V_{TP} - V_t)}$$

$$\boxed{V_{O2} = \frac{Z_{PD2}}{Z_{P_{O2}}} \frac{(-V_{TD})^2}{2 (V_{DD} - V_{TP} - V_t)}}$$

$$V_{O1} = \frac{Z_{PD1}}{Z_{P_{O1}}} \frac{(-V_{TD})^2}{2 (V_{DD} - V_t)}$$

$$\boxed{V_{O1} = V_{O2}}$$

$$\frac{Z_{PD1}}{Z_{P_{O1}}} \frac{(-V_{TD})^2}{2 (V_{DD} - V_t)} = \frac{Z_{PD2}}{Z_{P_{O2}}} \frac{(-V_{TD})^2}{2 (V_{DD} - V_{TP} - V_t)}$$

$$\frac{z_{pd_1}}{z_{pu1}(V_{DD} - V_t)} = \frac{z_{pd_2}}{z_{pu2}(V_{DD} - V_{tp} - V_t)}$$

$$\frac{z_{pd_2}}{z_{pu2}} = \frac{z_{pd_1}(V_{DD} - V_{tp} - V_t)}{z_{pu1}(V_{DD} - V_t)}$$

$$\frac{z_{pu2}}{z_{pd_2}} = \frac{z_{pu1}(V_{DD} - V_t)}{z_{pd_1}(V_{DD} - V_{tp} - V_t)}$$

$$\frac{z_{pu2}}{z_{pd_2}} = \frac{4}{1} \times \frac{V_{DD} - 0.2V_{DD}}{(V_{DD} - 0.3V_{DD} - 0.2V_{DD})}$$

$V_t = 0.2V_{DD}$
 $V_{tp} \approx 0.3V_{DD}$

$$= \frac{4}{1} \times \frac{0.8V_{DD}}{0.5V_{DD}}$$


$$\approx \frac{4}{1} \times \frac{8}{5}$$

$$\boxed{\frac{z_{pu2}}{z_{pd_2}} \approx \frac{8}{1}}$$

∴ The pullup to pulldown ratio of nmos driven by another nmos with one or more pass transistors is 8:1.

Bicmos Inverter:-

To get logical switching of mos transistor, bipolar transistors are attach at their ends.



Truth Table

V_{in}	T_1	T_2	T_3	T_4	V_o
0	OFF	ON	OFF	ON	1
1	ON	OFF	ON	OFF	0

Operation:-

Case(1) :- When $V_{in} = \text{logic}'0'$.


when V_{in} is logic '0' but transistor T_4 and T_2 will get turn ON and transistors T_3 and T_1 will get turn OFF. then the capacitor C_L gets charged hence output is logic 1.

Case(2) :- when V_{in} is logic '1'.

when V_{in} is logic '1' then T_3 and T_1 will get ON and T_2 and T_4 will get OFF. Here that capacitor C_L gets discharged hence output is logic '0'.

* for logic '1' T_1 and T_3 will get ON and their by it forms a short circuit path between V_{DD} and V_{SS} which inturn cause static power dissipation and this will slowdown transistor action.

* The above drawback can be eliminated by the modified arrangement shown below.



Truth Table:- Alternative BICMOS with no static power dissipation

V_{in}	T_1	T_2	T_3	T_4	V_o
0	OFF	ON	OFF	ON	1
1	ON	OFF	ON	OFF	0

* In this circuit for logic '1' there is no short ckt path between V_{DD} and V_{SS} , means there is no static power dissipation.

* Hence output swing is reduced.

Since output voltage can't fall below the base emitter of T_2 , that is V_{BE} of T_2 and this can be overcome by another improved circuit shown below.




fig: Improved Bicmos with Better logic levels

* In this arrangement the resistors provide the improved swing of output voltages when BJT's are off and also provide discharge path for Base currents during turn off.

* However the provision of onchip Resistors of suitable value is not always convenient and maybe space consuming so the above circuit may be further modified as shown below.





fig: Improve bicmos
Inverter using mos
transistors for base
current drive

The Transistors T_5, T_6 will get turn ON when T_1 and T_2 respectively being turn off.

Latch up in CMOS -


- * latch up is a inherent problem in CMOS, that provides a low impedance path between VDD and VSS.
- * latch up may arise due to noise, switch ON and OFF or by Incident radiation.
- * The latch up mechanism can be better understood with the following arrangement:



Latch up effecting n-well substrate

- * In the above figure, if sufficient substrate current flows for QP, then QP will turn ON & it draws some current through RS.
- * If it is enough to drive Qn then it will also turn ON.

Hence a short circuit path b/w VDD and VSS is obtained and it is called as latch up problem.



Latchup circuit model

* The swinging characteristics of the arrangement are shown as below.


* Once it is latch, this condition will be maintain until latch up current drops below I_L

Remedies for latch up:-

* Introduction of guard rings
Can eliminate latch up problem.

* Increase in the substrate doping levels,
With a constitute drop in the value of R_s .

* Reduce R_w by control of fabrication parameters, and by ensuring low contact resistance to V_{SS} .




latch up V_L
characteristics
of SCR.

Additional notes:
- Latchup is triggered by high current density in the p-n-p-n junction.
- High current density is due to high electric field.

* Oxidation:- Processing steps for fabrication of Ics:
Silicon is one of mostly used oxidised material and which may also acts as good masking element.

* To perform oxidation process let us consider a furnace with silicon and rise the temperature.

* Oxidation is two types 1) Dry oxidation: Here the Silicon is reacting with O_2 to form SiO_2 .



2) Wet oxidation: Silicon reacts with H_2O to form SiO_2 .



* Here O_2 , H_2O are called oxidants that are used to oxidise silicon.

* Ion implantation:-

Ion implantation process is used to diffuse the dopants into a specified material (or) Substrate.

* Here the dopant is to be diffuse into a substrate material with a sufficient energy.

* By the strength of the dopant it penetrates through the substrate and may cause some effect on lattice atom.

Nuclear stopping:- when the dopant is injected into the Substrate, depending upon the strength the dopant

may change the position of lattice atom and may damage the lattice atom. If the strength is further more increase. Hence it is called Nuclear stoping.

electronic

* During ion implantation process, if the dopands change the position of the lattice atom and it is shows no damage of lattice atom. Hence it is called electronic stoping.

* Photolithography (or) Lithography :-
photolithography is used to diffuse dopands into substrate in a selected position through masking element.

i.e., Lithography (or) photolithography is the process of transferring geometrical patterns from masking element to silicon.

* In olden days, we don't have photolithography technology then a mask of suitable pattern is transfer into silicon using a litho (stone).

* Metalization-

Metalization is the process that is use to extract terminals from the device. These terminals are used to have contact to the outside world that is means to measure output (throughput).

Metalization

Ohmic contacts (Al)

Normal silicides
(Poly + silicon)

* Encapsulation:-

Encapsulation is the process that is used after manufacturing of the device.

Encapsulation provides protection to the whole body (or) package.

UNIT-II

Mos and BiCMOS circuit designing process

Introduction:-

To design any circuit first of all we need to take the design considerations that is the specifications of the component of the system.

All those individual components are to be interconnected and metalizations are used to have a package circuit.

Mos layers:-

The basic mos layers that are used to design a circuit includes n^+ diffusions, p^+ diffusions, poly-silicon and etc..

Stick diagrams:-

stick diagrams are outlined representations of layouts.

The stick diagrams convey the designing of the circuit through colour codes.

- * For the designing of stick diagrams and layouts the MOS layers using colour codes are drawn as below.

For NMOS

S.NO	layer	color	stick diagram representation	layout representation
1.	N ⁺ diffusion	green		
2.	P ⁺ diffusion	yellow		
3.	Polysilicon	Red		
4.	Metal	Blue		
5.	Ton implantation	Yellow		
6.	Burried contact	Brown		
7.	Contact cut	Black		
8.	Supply lines	Black	X	
9.	Demarcation line	Brown	-- -- --	


For PMOS:-

for pmos designing the only change is ion implantation.

S.NO.	layer	color	stick diagram representation	layout representation
1.	Ton Implantation	green		

Mos transistor representations:-

NMOS Enhancement
Stick diagram



layout





PMOS Enhancement
Stick diagram


layout




NMOS depletion mode
stick diagram



PMOS depletion mode
stick diagram



1. Design a stick diagram for CMOS inverter:-



Step 1:- To design a CMOS

inverter, first we have to

draw the supply lines V_{DD} and V_{SS}




$X_{V_{SS}}$

Step 2:- After V_{DD} and V_{SS} place the required transistors at a given place.


Step 3:- extend the transistors towards V_{DD} and V_{SS} and make contact cuts V_{DD}

Step 4:- finally take i/p and o/p terminals




Q. Draw the stick diagram for nmos inverter:-


Step 1: To draw stick diagram for NMOS inverter first we have to draw supply lines V_{DD} & V_{SS} .




Step 2:- After drawing supply lines place the required transistors.



Step 3:- extend the transistor lines toward VDD and VSS and place contacts and Buried Contact




Step 4:- finally take i/p and o/p's terminals.



3. Draw stick diagram for three input NAND gate using cmos technology.

	Nmos	pmos
NAND	Series	parallel
NOR	parallel	series


Circuit diagram




Truth Table

A	B	C	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Y
0	0	0	1	1	1	1	0	1	0
0	0	1	1	1	1	1	0	0	1
0	1	0	1	0	1	0	1	0	0
0	1	1	1	0	1	0	1	1	1
1	0	0	0	1	0	1	1	1	0
1	0	1	0	1	0	1	1	0	1
1	1	0	0	1	0	1	1	1	1
1	1	1	0	0	0	1	1	1	1


Stick diagram:-




4. Draw the 2 i/p NAND gate using cmos technology



stick diagram:-




5) draw 3 i/p NOR gate using cmos technology




6) Draw the stick diagram for 2 i/p NAND gate using NMOS technology.

Stick diagram for 2 i/p NAND gate





Ckt diagram



7) Draw the 3 i/p NOR gate using NMOS technology

Stick dig for 3 i/p NOR gate:-

Ckt diagram



8) Design and draw stick dig for EX-OR gate

Truth Table



A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = \overline{AB} + A\overline{B} \quad \text{— Boolean expression}$$


$$= \overline{\overline{A}\overline{B} + A\overline{B}}$$

$$= \overline{(A+B)(\overline{A}+B)}$$

Ckt dig. for Ex-OR gate



stick diagram for Ex-or. gate




Q) Design ckt for Ex-NOR gate

$$y = \overline{\overline{AB} + AB}$$

$$= \overline{\overline{A}\overline{B} + A\overline{B}}$$

$$= \overline{(A+B)(\overline{A}+\overline{B})}$$


Ckt dig for Ex-NOR gate:-



Truth table

A	B	y
0	0	1
0	1	0
1	0	0
1	1	1

Stick dig for Ex-NOR gate:-



Design rules and layouts:-


- * As the complexity of VLSI technology is more and more we have better understanding we are using a set of rules called Design rules.
- * The design rules are the effective interface b/w Design engineering and fabrication engineering.
- * CKT designers in general want lighter, smaller layouts for improved performance and reduced silicon area.
- * The process engineer wants Design rules that result's in a controllable and reproducible process.
- * So, we need to have compromise b/w CKT designer and process engineer requirements.
- * Basically we are having two types of design rules
 1. Scalable Design rules ('λ' base)
 2. Absolute Design rules (micron base)

Scalable Design rules:-


1. The minwidth of metal 1 is 37 and spacing b/w metal 1 & metal 2 is 37.
2. The minwidth of metal 2 is 47 and spacing b/w metal 2 & metal 2 is 47.
3. The minwidth of n⁺ diffusion (or) p⁺ diffusion is 27 and spacing b/w n⁺ diffusion to n⁺ diff & p⁺ diffusion to p⁺ diffusion is 37.

4. The minwidth of polysilicon is 27 and spacing b/w polysilicon to polysilicon is 17.


Metal 1:-




Metal 2:-




n⁺ diffusion :



p⁺ diffusion:




poly silicon:



n⁺ diffusion:



Contact Cuts



The spacing b/w the polysilicon 1 & polysilicon 2
is 27 .


Absolute Design Rules (Micron Base) :-

1. $2\mu m$ and $2.5\mu m$ (Double metal ; Double poly) :-
Cmos, bicmos processes


Minwidth

Minspace





Poly 2 (orange)



$$P^+ / n^+ \rightarrow P_1 \rightarrow 1 \mu\text{m}$$

$$P^+ / n^+ \rightarrow P_2 \rightarrow 1.5 \mu\text{m}$$

$$P_1 \rightarrow P_2 \rightarrow 2 \mu\text{m}$$

$P_1 m_1$

$$P_1 \rightarrow 2 \mu\text{m} \& 2.5 \mu\text{m}$$


$$m_1 \rightarrow 2 \mu\text{m} \& 2.5 \mu\text{m}$$

$$P_2 \rightarrow 2 \mu\text{m} \& 3 \mu\text{m}$$


$$m_2 \rightarrow 2 \mu\text{m}, 3 \mu\text{m}$$

$$P^+ / n^+ \rightarrow 3.4 \mu\text{m} \& 2.5 \mu\text{m}$$

n^+ Diff



P^+ Diffusion



Track 1.5 μm Poly 2


Poly 1

10 nm TiN

1.2 um (Double metal and single poly):-

Minwidth


Minspace



$\downarrow 0.4 \mu\text{m}$


$\uparrow 1.2 \mu\text{m}$

$\uparrow 0.8 \mu\text{m}$




$\uparrow 2.2 \mu\text{m}$

$\downarrow 1.2 \mu\text{m}$





$\uparrow 2 \mu\text{m}$

$\downarrow 1.6 \mu\text{m}$





i) Draw the layout for CMOS inverter.




CMOS inverter ckt

2) Draw the layout for nmos inverter.


Nmos Inverter Ckt






* Draw the layout for 2*i/p* NAND gate using CMOS logic.

A. Circuit Diagram



Via


Metal 1




The spacing b/w via 1 & via 2 length is 2λ

Transistor representation:-


nmos enhancement




nmos Depletion





pmos enhancement




pmos depletion



* Draw the layout for 2*n*p NAND gate using cmos logic.



layout




boolean
expression

$$y = \overline{AB}$$

using
a
single
PMOS
transistor


using
a
single
NMOS
transistor

using
two
NMOS
transistors




*Draw the layout for boolean equation $y = \overline{(A+B+C)}$
using CMOS logic.


A. Circuit Diagram



General
Stick diagram




Construction of inductor using wire layout with respect to VDD and VSS





\rightarrow 2 i/p NOR gate using NMOS logic $\rightarrow y = \overline{(A+B)}$
 \rightarrow 3 i/p NAND gate using NMOS logic $\rightarrow y = \overline{ABC}$

1. 2 i/p NOR gate using NMOS logic.



Stick diagram




Layout




* 3 i/p NAND gate using nmos logic. $y = \overline{ABC}$


Circuit diagram



Stick diagram



Layout



General observations for design rules:-

A VLSI designer is dealing with silicon circuits whose dimensions and features are extremely microscopic in nature.

- * If the line widths are too small, the lines so define may tend to be discontinuous case places (or) may accordingly merge at places.
- * The main purpose of design rules are
 1. provides communication links between circuit designer and process engineer responsible for fabrication.
 2. The goal of any set of design rules should be optimise yield while keeping the geometry as small as possible without compromising the reliability of the finished circuit.
 3. Try to exclude poly from the areas of p+mask/n+mask that may effect the resistance of poly at certain paths.
 4. Metal is deposited at the top of all oxide layers, since it is light reflective, these factors combine poor edge definition.
 5. Metal 2 is having even more uneven terrains on which to be deposited and patterned. Hence metal 2 is wider than metal 1.
 6. metal to metal separation is also large and is brought about mainly by difficulties in defining metal edges.