

Module 6:- Data path Design

Module 6:- Data Path Design

6.1 Adder: CLA adder, MODL, Manchester carry chain
High-speed adders: carry skip, carry select and carry save.


6.2 Multipliers and shifter: Array multiplier and barrel shifter.

Half Adder

AB

- A half adder is a digital logic circuit that performs binary addition of two single-bit binary numbers.
- It has two inputs, A and B, and two outputs, SUM and CARRY.

$$\begin{aligned}\text{Sum} &= \bar{A}B + A\bar{B} \\ \text{Carry} &= AB\end{aligned}$$



Logic diagram

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth table

→ for CMOS Implementation it should be in complement form

$$\therefore S = A\bar{B} + \bar{A}B$$

$$\overline{\overline{S}} = \overline{\overline{A\bar{B}}} + \overline{\overline{\bar{A}B}}$$

$$= \overline{(A\bar{B})} \cdot \overline{(\bar{A}B)}$$

$$= \overline{(\bar{A}+B)} \cdot \overline{(A+\bar{B})}$$


$$C = AB$$

$$\therefore \overline{\overline{C}} = \overline{\overline{AB}}$$


$$= \overline{(\bar{A}+\bar{B})}$$

Static CMOS Implementation of Half adder

$$\text{for Sum} = \overline{(A + \bar{B}) \cdot (\bar{A} + B)}$$




$$\text{for Carry} = \overline{\overline{A} + \overline{B}}$$



Full Adder

- A full adder is a digital logic circuit that performs binary addition of three inputs and produces two outputs.
- It has three inputs as A,B & Cin and two outputs, SUM and CARRY




Block diagram

$$\text{Sum} = (A \oplus B) \oplus C_{\text{in}}$$

$$C_{\text{out}} = AB + A C_{\text{in}} + BC_{\text{in}}$$

Logic expression



Logic diagram

Prepared By YP Sir (VESIT)

Inputs			Outputs	
A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth table

→ CMOS Implementation of full Adder CKT.

$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + AB{C}_{in}$$

Take Double Inversion on b· S.

$$\overline{\overline{S}} = \overline{(\overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + AB{C}_{in})}$$

$$= \overline{(\overline{\overline{A}}\overline{\overline{B}}C_{in})} \cdot \overline{(\overline{\overline{A}}B\overline{C}_{in})} \cdot \overline{(A\overline{\overline{B}}\overline{C}_{in})} \cdot \overline{(AB{C}_{in})}$$

$$S = \overline{(A+B+\overline{C_{in}}) \cdot (A+\overline{B}+C_{in}) (\overline{A}+\overline{B}+\overline{C_{in}}) \cdot (\overline{A}+\overline{B}+\overline{C_{in}})}$$

Similarly,

$$C = AB + BC_{in} + AC_{in}$$


$$\overline{\overline{C}} = \overline{AB + BC_{in} + AC_{in}}$$

$$= \overline{(\overline{AB}) \cdot (\overline{BC_{in}}) \cdot (\overline{AC_{in}})}$$

$$C = \overline{(\overline{A}+\overline{B}) \cdot (\overline{B}+\overline{C_{in}}) \cdot (\overline{A}+\overline{C_{in}})}$$

Ripple Carry Adder

- An n-bit binary adder can be constructed by connecting n-full adders in series such that carry o/p of the first full adder is connected to carry i/p of the next full adder.
- The carry i/p has ripple through all stages before the final sum & carry is produced. Hence called as Ripple carry adder.
- The delay of the circuit depends on the propagation delay of each gate & is more if carry is generated by each stage of full adder circuit.
- Following fig shows block diagram of 4 bit Ripple carry adder circuit,




- As shown in fig, 4 full adders are cascaded. Thus to produce final sum and carry o/p , we have to consider the carry generated by individual full adder circuit & propagate to the last stage.
- Thus, propagation delay of the circuit is very large.
- Hence, to overcome this problem and speed up the speed of operation **Carry Look Ahead (CLA)** generator circuit is used

Carry look Ahead Adder

- In this adder, the carry input at any stage of the adder is independent of the carry bits generated at the independent stages.
- Here the output of any stage is dependent only on the bits which are added in the previous stages and the carry input provided at the beginning stage.
- Hence, the circuit at any stage does not have to wait for the generation of carry-bit from the previous stage and carry bit can be evaluated at any instant of time.

4 bit CLA



Inputs			Outputs	
A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Carry Generate (G_i) = A.B

Carry Propgate (P_i) = [A ⊕ B].C_i

Output carry is given by,

C_i = G_i + P_i C_{i-1}

Therefore, the carry bits C0, C1, C2, and C3 can be calculated as

$$C_i = G_i + P_i C_{i-1} \text{ ----- (A)}$$

Keep i=0 in equation (A), we get,

$$C_0 = G_0 + P_0 C_{-1} \text{ ----- (1)}$$

Keep i=1 in equation (A), we get,

$$C_1 = G_1 + P_1 C_0$$

Put value of C0 from equation (1) in above equation

We get,

$$C_1 = G_1 + P_1 (G_0 + P_0 C_{-1})$$

$$C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{-1} \text{ ----- (2)}$$

Keep $i=2$ in equation (A), we get,

$$C_2 = G_2 + P_2 C_1$$

Put value of C_1 from equation (2) in above equation

We get,

$$C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{-1})$$

$$C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1} \quad \text{----- (3)}$$

Keep $i=3$ in equation (A), we get,

$$C_3 = G_3 + P_3 C_2$$


Put value of C_2 from equation (3) in above equation

We get,

$$C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1})$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1} \quad \text{---(4)}$$

Multiple O/P Domino Logic (MODL) CLA CMOS schematic



Manchester Carry Adder

- CLA carry generator circuit requires more hardware. Hence to reduce the hardware Manchester carry generator is being used.
- It is an alternate structure for carry evaluation using CLA bits.
- It is based on building a switch-logic network for the basic equation,
- $C_{i+1} = G_i + P_i C_i$
- It define carry in terms of control signal (G_i, P_i, K_i) such that only one control signal is active at a time.

Truth table for Full adder

A _i	B _i	C _i	C _{i+1}	P _i	G _i	K _i
0	0	0	0	0	0	1
0	0	1	0	0	0	1
0	1	0	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	1	1	1	0	0
1	1	0	1	0	1	0
1	1	1	1	0	1	0

Where , Generate G_i = A_i.B_i

Propagate P_i = $\overline{A_i \oplus B_i}$

Carry Kill (K_i) = $\overline{A_i + B_i} = \overline{A_i} \cdot \overline{B_i}$

➤ C_{i+1} = G_i + P_i C_i

C_{i+1} is always
Zero when K_i=1 ,
hence called as
Carry Kill

Manchester Carry Generation Concept (Switch logic)


A _i	B _i	C _i	C _{i+1}	P _i	G _i	K _i
0	0	0	0	0	0	1
0	0	1	0	0	0	1
0	1	0	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	1	1	1	0	0
1	1	0	1	0	1	0
1	1	1	1	0	1	0

If A_i = B_i = 1 then G_i=1 and C_{i+1} = 1

If A_i ≠ B_i then P_i=1 and C_{i+1} = C_i

If A_i = B_i = 0 then K_i=1 and C_{i+1} = 0

Manchester carry generation using Static CMOS




Manchester carry generation using Dynamic CMOS

A _i	B _i	C _i	\bar{C}_i	C _{i+1}	\bar{C}_{i+1}	P _i	G _i
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0
0	1	0	1	0	1	1	0
0	1	1	0	1	0	1	0
1	0	0	1	0	1	1	0
1	0	1	0	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	1	0	0	1

If G_i=0 & P_i = 0 then $\bar{C}_{i+1} = 1$

If P_i=1 & G_i=0 then $\bar{C}_{i+1} = \bar{C}_i$

If G_i = 1 & P_i=0 then $\bar{C}_{i+1} = 0$



Array Multiplier

- Multiplication is basic operation in most signal processing algorithm.
- The multiplication process is shown below,


$$\begin{array}{r} a_3 \quad a_2 \quad a_1 \quad a_0 \\ b_3 \quad b_2 \quad b_1 \quad b_0 \\ \hline a_3b_0 \quad a_2b_0 \quad a_1b_0 \quad a_0b_0 \\ a_3b_1 \quad a_2b_1 \quad a_1b_1 \quad a_0b_1 \quad - \\ a_3b_2 \quad a_2b_2 \quad a_1b_2 \quad a_0b_2 \quad - \quad - \\ a_3b_3 \quad a_2b_3 \quad a_1b_3 \quad a_0b_3 \quad - \quad - \quad - \\ \hline p_7 \quad p_6 \quad p_5 \quad p_4 \quad p_3 \quad p_2 \quad p_1 \quad p_0 \end{array}$$

← Product terms

- To map the concept of multiplier , the hardware must perform the following three functions,
- Partial product generation
- Partial product accumulation
- Final addition

Partial Product Generation

- This partial products are generated for each multiplier bit when multiplied with the multiplicand.
- Thus, it implies that the row of partial product array is either row of all zeros if the multiplier bit is zero or is same as that of multiplicand if the multiplier bit is one.




Partial Product Accumulation

- The partial product generated during the multiplication has to be added to get the final result.
- Accumulation is basically Multi operand addition.
- ie. Accumulation of partial products are achieved by using array to address.

Structure of 4 X 4 Array Multiplier

* H = Half Adder
** F = Full Adder




Barrel Shifter

- The disadvantage of latch based shift register is that it can shift only one bit per clock cycle. Thus, if we want to shift 8 bits of data then operation takes 8 clock pulses.
- Thus, the performance of this shift register can be improve with the use of Barrel shifter.
- Barrel shifter is a combinational logic circuit which perform n-bit shifts in single clock cycle depending on control signal.

*n-bit shifts → single clock cycle depending on
control signal*

4 X 4 Barrel Shifter using Pass transistor

- The number of Rows equals the word length of the data and number of Columns equals the maximum shift length.



- Following table shows the shifting operation to the right side depending on the control signal.


$S_0 = 1$

Control	B3	B2	B1	B0	Operation
$S_0 = 1$	A3	A2	A1	A0	No shift
$S_1 = 1$	A3	A3	A2	A1	Shift by 1 bit
$S_2 = 1$	A3	A3	A3	A2	Shift by 2 bits
$S_3 = 1$	A3	A3	A3	A3	Shift by 3 bits

Note :- In answer you can explain how the shifting takes place in barrel shifter by giving reference of above table

High-speed adders

- High-speed adder is a type of adder circuit that is optimized to perform addition operations faster than conventional adders (*like ripple-carry adders*).



Divides the adder into blocks and uses skip logic to bypass carry propagation across groups.


Pre-computes Sum & carry both for each block with $Cin = 0$ as well as $Cin=1$.

Used for multioperands (*more than 2*) addition. Instead of immediately propagating carries, it stores them and resolves later.

Carry Skip adder / Carry Bypass adder

- It divides the adder into blocks and uses skip logic to bypass carry propagation across groups.
- Sum & Carry operations are performed separately.
- For each input pair $A(i)$, $B(i)$, the propagate condition $P(i) = A(i) \text{ XOR } B(i)$ are determined & when all propagate conditions are true ie. $[P(0) P(1) P(2) P(3)= 1]$ then the input carry (C_0) determines the final carry (C_{out}).

Input carry



Operation: 1010 & 0101


1101 & 0101

Note :- You can explain the working of circuit by giving any one of above example

Carry Select adder

- It pre-computes the sum & carry for each block with $Cin=0$ as well as $Cin = 1$.
- It consists of two adders and Mux circuits.
- After the two results are calculated, the correct sum as well as the correct carry out is then selected with the Mux once the correct carry in is known.

Operation: 0111 & 1000



Carry Save adder

- It is used for multioperands (*more than 2 bit*) addition.
- Instead of immediately propagating carries, it stores them and resolves later.


Operation: $15 + 10 + 12$


$$(15) = 1111$$

$$(10) = 1010$$

$$(12) = 1100$$

Note :- You can explain the working of circuit by giving above example





Thank
you!

