
Systems that exhibit strong locality of reference are great candidates for performance optimization through the use of techniques such as the caching, prefetching for memory and advanced branch predictors at the pipelining stage of a processor core.

In computer science, locality of reference, also known as the principle of locality, [1] is the tendency of a processor to access the same set of memory locations repetitively over a short period of time.[2] There are two basic types of reference locality – temporal and spatial locality.

- * Temporal locality refers to the reuse of specific data and/or resources within a relatively small time duration
- Spatial locality (also termed data locality(3) refers to the use of data elements within relatively close storage locations.
 - Sequential locality, a special case of spatial locality, occurs when data elements are arranged and accessed linearly, such as traversing the elements in a one-dimensional array.

cloch cycle: A choch cycle is an electronic pulse. A clu pulgrno I wit of or I part of our instruction in I can cycle deak cycle of a Qu = measured in Hertz (frequency) =) No of cycles for swand 1 MHg = 106 clockagele/see | GH &= 109 clode cyclo /sec 1Byte = 8/pil Ey: Acquis 2.5 GHz 2.5×10 cc/sec IKB = 20 Byte (MB = 219 kB = 2x2 Byte | K13= 210 Byte b = bih IGB = 210 = 21 x 2 x 2 Byte IMB = 20 Byte B = Byte 16B = 20 Byte gxbit = Byk 1TB = 500 Bib micron = millionth of a nuler 15 m Ciraib da competerchij are meanued in the hught of microna Thoughpul/ & and width A Execution time no of task completed/unit time total time to complete atark | performance = /2xecution time perfx > Pery then Spectimy & Speckmex i

> = WHIMS Juster than y



Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for

Clock Rate B = 24 × 10 0 - 4×10

this program. What clock rate should we tell the designer to target?

Of there is a comp A (20ths) calvide num a group in 10 see

@ De ned to Get this program our in 6 see in another Computer B

(2) we can do this by morning the clockwate [sate & > sate A

Designer fell that if we involve the clock roote, No of clock cycles will also there by 1.2 x ie (in comp it will take more no of clock cycles for the gragram)

CPI: clock cyclo per instruction (No of clock cyclo per instruction)

No of CPU check cycles = No of mestandres X Amoge no of clock cycles
[Reconird for a Program]

CPI: Aug slockeycle

Per immushion

Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much

what we know

Conclude cycle A = Hint . x CPI

A: CPI: 2.0 (Ay: 1/8m)

Hime: 250/5

B: CPI 2 1-2

B: 50/5

time = 200 /3

time A = IX 2.0X 250 ps = Goo] tul 3 = trus = 6 = 1.2

CPU clock cycle = clock gyelo time . time taken to cour (time)
one clock gyelo Rulse Qu cloves pud = clock vote: No of cpu cloch cycles in pu wit time (speed) Suce distance in dange from Speed

g: there is an [program] white = I

... CPI = 2, not white = I

... How many up abole cycle?

Also Execution time of a Program = No of chock x (cockagele time)

Son as frequent


Any most clockagele by Program Program


Prof. (call it N)

Any most describing

Prof. (call it N) Cal! Aug 100 of clock Cycle by Program / Proj frag

I 2 No b Methodious Chyron) = I x2 x 250 N: Not dock get be the from





Suppose a program (or a program task) takes 1 billion instructions to execute on a processor running at 2 GHz. Suppose also that 50% of the instructions execute in 3 clock cycles, 30% execute in 4 clock cycles, and 20% execute in 5 clock cycles. What is the execution time for the program or task?

From https://www.d.umn.edu/~gshute/arch/performance-equation.xhtml

Amdahl's law (or Amdahl's argument⁽¹⁾) is a formula which gives the theoretical speedup in latency of the execution of a task at fixed workload that can be expected of a system whose resources are improved usually parallelism.

Amdahl's law is often used in parallel computing to predict the theoretical speedup when using multiple processors. For example, if a program needs 20 hours to complete using a single thread, but a one-hour portion of the program cannot be parallelized, therefore only the remaining 19 hours (p = 0.95) of execution time can be parallelized, then regardless of how many threads are devoted to a parallelized execution of this program, the minimum execution time cannot be less than one hour

the theoretical speedup is limited to at most 20 times the single thread performance.

(1-0.9K) = 0.05 = 20 \ (1-P) = 20)

When we speedup part of a program (only some instructions) then overall

Speedup can be adoubted as:

Speedup that is enhanced

Speedup that we achieved

If 90% of a program is speeded up to run 10 times faster what is overall speedup?

Making 4/5th of a program run 20% faster

Araceum =
$$4/3$$
 = 0.8 or $80/1$.

Speedupolin = $20/1$ ie $1/2$

Gunall Speedup = $\frac{1}{(1-0.8)+(6.8)}$
 $\Rightarrow \frac{1}{0.2+3/3} = \frac{1}{20.866}$
 $\Rightarrow 1.53$

From
$$= 0.9$$
 Speedup = 1

Overall Speedup = $(1-0.9) + (0.9)$

Speedup = 5.26
 $0.10 + .09$
 $0.19 = 5.26$

Memory Read instruction

1) Read Control Signal on memory bug

R4 ← [A]

on Registery & load [contents of Address A]

Main numory reads A few mamory bus, substitues asord X and places it on the bus.

3) CPU reads the word from the bus, Copies it to the Register Re

