6.035

Loop Optimizations

Instruction Scheduling

Outline

- Scheduling for loops
- Loop unrolling
- Software pipelining
- Interaction with register allocation
- Hardware vs. Compiler
- Induction Variable Recognition
- loop invariant code motion

Scheduling Loops

- Loop bodies are small
- But, lot of time is spend in loops due to large number of iterations
- Need better ways to schedule loops

- Machine
 - One load/store unit
 - load 2 cycles
 - store 2 cycles
 - Two arithmetic units
 - add 2 cycles
 - branch 2 cycles
 - multiply 3 cycles
 - Both units are pipelined (initiate one op each cycle)
- Source Code

```
for i = 1 to N
A[i] = A[i] * b
```

• Source Code


```
for i = 1 to N
                              base
     A[i] = A[i] * b
                               offset

    Assembly Code

  loop:
    mov (%rdi,%rax), %r10
    imul %r11, %r10
    mov %r10, (%rdi,%rax)
    sub $4, %rax
       loop
    jz
```

Assembly Code

```
loop:
  mov     (%rdi,%rax), %r10
  imul     %r11, %r10
  mov     %r10, (%rdi,%rax)
  sub     $4, %rax
  jz     loop
```



Assembly Code

```
loop:
```

```
mov (%rdi,%rax), %r10
imul %r11, %r10
mov %r10, (%rdi,%rax)
sub $4, %rax
jz loop
```

• Schedule (9 cycles per iteration)

mov 2	d=7
imul	d=5
3 I mov	d=2
sub	d=2
$\frac{2}{(jz)}$	d=0

mov					mov					
	mov					mov				
		imul					bge			
			imul					bge		
				imul						
					sub					
						sub				

Outline

- Scheduling for loops
- Loop unrolling
- Software pipelining
- Interaction with register allocation
- Hardware vs. Compiler
- Induction Variable Recognition
- loop invariant code motion

Loop Unrolling

- Unroll the loop body few times
- Pros:
 - Create a much larger basic block for the body
 - Eliminate few loop bounds checks
- Cons:
 - Much larger program
 - Setup code (# of iterations < unroll factor)
 - beginning and end of the schedule can still have unused slots

```
loop:
        (%rdi,%rax), %r10
 mov
 imul %r11, %r10
        %r10, (%rdi,%rax)
 mov
      $4, %rax
 sub
 mov (%rdi,%rax), %r10
 imul %r11, %r10
      %r10, (%rdi,%rax)
 mov
      $4, %rax
 sub
 jz
     loop
```

d=14

d=12

d=9

d=9

d=7

d=5

d=2

d=2

d=0

```
loop:

mov (%rdi,%rax), %r10

imul %r11, %r10
```

mov %r10, (%rdi,%rax)

sub \$4, %rax

mov (%rdi,%rax), %r10

imul %r11, %r10

mov %r10, (%rdi,%rax)

sub \$4, %rax

jz loop

• Schedule (8 cycles per iteration)

mov					mov		mov					mov			
	mov					mov		mov					mov		
		imul							imul					bge	
			imul							imul					bge
				imul							imul				
					sub							sub			
						sub							sub		

Loop Unrolling

- Rename registers
 - Use different registers in different iterations

loop:

```
      mov
      (%rdi, %rax), %r10

      imul
      %r11, %r10

      mov
      %r4, %rax


      mov
      (%rdi, %rax), %r10

      imul
      %r11, %r10

      mov
      %r10, (%rdi, %rax)


      sub
      $4, %rax

      jz
      loop
```



loop:

```
mov (%rdi,%rax), %r10
imul %r11, %r10
mov %r10, (%rdi,%rax)
sub $4, %rax
mov (%rdi,%rax), %rcx
imul %r11, %rcx
mov %rcx, (%rdi,%rax)
sub $4, %rax
jz loop
```



Loop Unrolling

- Rename registers
 - Use different registers in different iterations

- Eliminate unnecessary dependencies
 - again, use more registers to eliminate true, anti and output dependencies
 - eliminate dependent-chains of calculations when possible

mov d=14

mul d=12

mov d=9

sub d=9

mov d=7

mul d=5

mov d=2

sub d=2


(jz) d=0

```
loop:
```

```
(%rdi,%rax), %r10
mov
imul %r11, %r10
     %r10, (%rdi,%rax)
mov
     $4, %rax
sub
       (%rdi, %rax), %rcx
mov
imul %r11, %rcx
      %rcx, (%rdi,%rax)
mov
sub
     $4, %rax
jz
     loop
```

```
loop:
```

```
(%rdi,%rax), %r10
mov
imul %r11, %r10
      %r10, (%rdi,%rax)
mov
      $8, %rax
sub
       (%rdi, %rbx), %rcx
mov
imul %r11, %rcx
      %rcx, (%rdi, %rbx)
mov
     $8, %rbx
sub
jz
     loop
```




```
loop:
```

```
(%rdi,%rax), %r10
mov
imul
       %r11, %r10
       %r10, (%rdi,%rax)
mov
       $8, %rax
sub
      (%rdi,%rbx), %rcx
mov
imul
    %r11, %rcx
       %rcx, (%rdi,%rbx)
mov
     $8, %rbx
sub
jz
       loop
```

• Schedule (4.5 cycles per iteration

mov		mov			mov		mov		
	mov		mov			mov		mov	
		imul		imul			jz		
			imul		imul			jz	
				imul		imul			
					sub		sub		
						sub		sub	



d=0

Outline

- Scheduling for loops
- Loop unrolling
- Software pipelining
- Interaction with register allocation
- Hardware vs. Compiler
- loop invariant code motion
- Induction Variable Recognition

Software Pipelining

- Try to overlap multiple iterations so that the slots will be filled
- Find the steady-state window so that:
 - all the instructions of the loop body is executed
 - but from different iterations

Assembly Code

mov					mov					
	mov					mov				
		mul					jz			
			mul					jz		
				mul						
					sub					
						sub				

Assembly Code

mov		mov1			mov		mov1				
	mov		mov1			mov		mov1			
		mul		mul1			jz		jz1		
			mul		mul1			jz		jz1	
				mul		mul1					
					sub		sub1				
						sub		sub1			

Assembly Code

mov		mov1		mov2	mov		mov1		mov2			
	mov		mov1		mov2	mov		mov1		mov2		
		mul		mul1		mul2	jz		jz1		jz2	
			mul		mul1		mul2	jz		jz1		jz2
				mul		mul1		mul2				
					sub		sub1		sub2			
						sub		sub1		sub2		

Assembly Code

mov		mov1		mov2	mov	mov3	mov1		mov2		mov3	
	mov		mov1		mov2	mov	mov3	mov1		mov2		mov3
		mul		mul1		mul2	jz	mul3	jz1		jz2	
			mul		mul1		mul2	jz	mul3	jz1		jz2
				mul		mul1		mul2		mul3		
					sub		sub1		sub2		sub3	
						sub		sub1		sub2		sub3

Assembly Code

mov		mov1		mov2	mov	mov3	mov1	mov4	mov2		mov3	
	mov		mov1		mov2	mov	mov3	mov1	mov4	mov2		mov3
		mul		mul1		mul2	jz	mul3	jz1	mul4	jz2	
			mul		mul1		mul2	jz	mul3	jz1	mul4	jz2
				mul		mul1		mul2		mul3		mul4
					sub		sub1		sub2		sub3	
						sub		sub1		sub2		sub3

Assembly Code

mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	mov5	mov3	
	mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	ld5	mov3
		mul		mul1		mul2	jz	mul3	jz1	mul4	jz2	mul5
			mul		mul1		mul2	jz	mul3	jz1	mul4	jz2
				mul		mul1		mul2		mul3		mul4
					sub		sub1		sub2		sub3	
						sub		sub1		sub2		sub3

Assembly Code

mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	mov5	mov3	mov6
	mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	ld5	mov3
		mul		mul1		mul2	jz	mul3	jz1	mul4	jz2	mul5
			mul		mul1		mul2	jz	mul3	jz1	mul4	jz2
				mul		mul1		mul2		mul3		mul4
					sub		sub1		sub2		sub3	
						sub		sub1		sub2		sub3

Assembly Code

mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	mov5	mov3	mov6
	mov		mov1		mov2	mov	mov3	mov1	mov4	mov2	ld5	mov3
		mul		mul1		mul2	jz	mul3	jz1	mul4	jz2	mul5
			mul		mul1		mul2	jz	mul3	jz1	mul4	jz2
				mul		mul1		mul2		mul3		mul4
					sub		sub1		sub2		sub3	
						sub		sub1		sub2		sub3

Assembly Code

• Schedule (2 cycles per iteration)



- 4 iterations are overlapped
 - value of %r11 don't change
 - 4 regs for (%rdi,%rax)
 - each addr. incremented by 4*4
 - − 4 regs to keep value %r10
 - Same registers can be reused after 4 of these blocks generate code for 4 blocks, otherwise need to move

```
mov4 mov2
mov1 mov4
mul3 jz1
jz mul3
mul2 sub2
sub1
```

```
loop:
    mov     (%rdi,%rax), %r10
    imul     %r11, %r10
    mov     %r10, (%rdi,%rax)
    sub     $4, %rax
    jz     loop
```

Software Pipelining

- Optimal use of resources
- Need a lot of registers
 - Values in multiple iterations need to be kept
- Issues in dependencies
 - Executing a store instruction in an iteration before branch instruction is executed for a previous iteration (writing when it should not have)
 - Loads and stores are issued out-of-order (need to figure-out dependencies before doing this)
- Code generation issues
 - Generate pre-amble and post-amble code
 - Multiple blocks so no register copy is needed

Outline

- Scheduling for loops
- Loop unrolling
- Software pipelining
- Interaction with register allocation
- Hardware vs. Compiler
- Induction Variable Recognition
- loop invariant code motion

Register Allocation and Instruction Scheduling

- If register allocation is before instruction scheduling
 - restricts the choices for scheduling


```
1: mov 4(%rbp), %rax
2: add %rax, %rbx
3: mov 8(%rbp), %rax
4: add %rax, %rcx
```

```
1: mov 4(%rbp), %rax
```

2: add %rax, %rbx

3: mov 8(%rbp), %rax

4: add %rax, %rcx




1: mov 4(%rbp), %rax

2: add %rax, %rbx

3: mov 8(%rbp), %rax

4: add %rax, %rcx

ALUop			2			4
MEM 1	1			3		
MEM 2		1			3	




1: mov 4(%rbp), %rax

2: add %rax, %rbx

3: mov 8(%rbp), %rax

4: add %rax, %rcx

Anti-dependence How about a different register?



```
1: mov 4(%rbp), %rax
```

2: add %rax, %rbx

3: mov 8(%rbp), %r10

4: add %r10, %rcx

1 2

Anti-dependence How about a different register?



1: mov 4(%rbp), %rax

2: add %rax, %rbx

3: mov 8(%rbp), %r10

4: add %r10, %rcx

ALUop			2	4
MEM 1	1	3		
MEM 2		1	3	





Register Allocation and Instruction Scheduling

- If register allocation is before instruction scheduling
 - restricts the choices for scheduling

Register Allocation and Instruction Scheduling

- If register allocation is before instruction scheduling
 - restricts the choices for scheduling

- If instruction scheduling before register allocation
 - Register allocation may spill registers
 - Will change the carefully done schedule!!!

Outline

- Scheduling for loops
- Loop unrolling
- Software pipelining
- Interaction with register allocation
- Hardware vs. Compiler
- Induction Variable Recognition
- loop invariant code motion

Superscalar: Where have all the transistors gone?

- Out of order execution
 - If an instruction stalls, go beyond that and start executing non-dependent instructions
 - Pros:
 - Hardware scheduling
 - Tolerates unpredictable latencies
 - Cons:
 - Instruction window is small

Superscalar: Where have all the transistors gone?

- Register renaming
 - If there is an anti or output dependency of a register that stalls the pipeline, use a different hardware register
 - Pros:
 - Avoids anti and output dependencies
 - Cons:
 - Cannot do more complex transformations to eliminate dependencies

Hardware vs. Compiler

- In a superscalar, hardware and compiler scheduling can work hand-in-hand
- Hardware can reduce the burden when not predictable by the compiler
- Compiler can still greatly enhance the performance
 - Large instruction window for scheduling
 - Many program transformations that increase parallelism
- Compiler is even more critical when no hardware support
 - VLIW machines (Itanium, DSPs)