

# Digital Design & Computer Arch.

## Lecture 4: Combinational Logic I

Prof. Onur Mutlu

ETH Zürich  
Spring 2021  
5 March 2021

# Assignment: Required Readings

---

- This week
  - Combinational Logic
    - P&P Chapter 3 until 3.3 + H&H Chapter 2
- Next week
  - Hardware Description Languages and Verilog
    - H&H Chapter 4 until 4.3 and 4.5
  - Sequential Logic
    - P&P Chapter 3.4 until end + H&H Chapter 3 in full
- By the end of next week, make sure you are done with
  - **P&P Chapters 1-3 + H&H Chapters 1-4**

# A Note on Hardware vs. Software

---

- This course might seem like it is only “Computer Hardware”
- However, you will be much more capable if you master both hardware and software (and the interface between them)
  - Can develop better software if you understand the hardware
  - Can design better hardware if you understand the software
  - Can design a better computing system if you understand both
- This course covers the HW/SW interface and microarchitecture
  - We will focus on tradeoffs and how they affect software
- Recall the four mysteries

# Recall: Four Mysteries

---

- Meltdown & Spectre (2017-2018)
- Rowhammer (2012-2014)
- Memories Forget: Refresh & RAIDR (2011-2012)
- Memory Performance Attacks (2006-2007)

# Computer Architecture as an Enabler of the Future

# Assignment: Required Lecture Video

---

- Why study computer architecture? Why is it important?
- Future Computing Platforms: Challenges & Opportunities
- **Required Assignment**
  - **Watch one of** Prof. Mutlu's lectures and analyze either (or both)
    - <https://www.youtube.com/watch?v=kgiZlSOcGFM> (May 2017)
    - <https://www.youtube.com/watch?v=mskTeNnf-i0> (Feb 2021)
- **Optional Assignment – for 1% extra credit**
  - **Write a 1-page summary** of one of the lectures and email us
    - What are your key takeaways?
    - What did you learn?
    - What did you like or dislike?
    - Submit your summary to [Moodle](#)

# ... but, first ...


---

- Let's understand the fundamentals...
- You can change the world only if you understand it well enough...
  - Especially the basics (fundamentals)
  - Past and present dominant paradigms
  - And, their advantages and shortcomings – tradeoffs
  - And, what remains fundamental across generations
  - And, what techniques you can use and develop to solve problems


# Fundamental Concepts

# What is A Computer?

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.




# What is A Computer?

- Three key components
- Computation
- Communication
- Storage/memory




Burks, Goldstein, von Neumann, "Preliminary discussion of the logical design of an electronic computing instrument," 1946.



# What is A Computer?

---


- We will cover all three components



# Recall: The Transformation Hierarchy

---

Computer Architecture  
(expanded view)




Computer Architecture  
(narrow view)

# What We Will Cover (I)

---

- Combinational Logic Design
- Hardware Description Languages (Verilog)
- Sequential Logic Design
- Timing and Verification
- ISA (MIPS and LC3b)
- MIPS Assembly Programming



# What We Will Cover (II)


---

- Microarchitecture Basics: Single-cycle
  - Multi-cycle and Microprogrammed Microarchitectures
  - Pipelining
  - Issues in Pipelining: Control & Data Dependence Handling, State Maintenance and Recovery, ...
  - Out-of-Order Execution
  - Other Processing Paradigms (SIMD, VLIW, Systolic, ...)
  - Memory and Caches
  - Virtual Memory
-

# Processing Paradigms We Will Cover

---

- Pipelining
- Out-of-order execution
- Dataflow (at the ISA level)
- Superscalar Execution
- VLIW
- SIMD Processing (Vector & Array, GPUs)
- Decoupled Access-Execute
- Systolic Arrays




# Combinational Logic Circuits and Design

# What Will We Learn Today?

---

- Building blocks of modern computers
  - Transistors
  - Logic gates
- Boolean algebra
- Combinational circuits
- How to use Boolean algebra to represent combinational circuits
- Minimizing logic circuits (if time permits)

# General-Purpose Microprocessors




# Modern General-Purpose Microprocessors

## 5-nanometer process


The first personal computer chip built with this cutting-edge technology.

## 16 billion transistors


The most we've ever put into a single chip.



# Modern General-Purpose Microprocessors




# FPGAs



# Modern FPGAs


---




---

Source: <https://www.mouser.ch/new/xilinx/xilinx-zynq-7000-zc702-eval-kit/>


# Special-Purpose ASICs (App-Specific Integrated Circuits)



# Modern Special-Purpose ASICs




**Figure 3.** TPU Printed Circuit Board. It can be inserted in the slot for an SATA disk in a server, but the card uses PCIe Gen3 x16.



**Figure 4.** Systolic data flow of the Matrix Multiply Unit. Software has the illusion that each 256B input is read at once, and they instantly update one location of each of 256 accumulator RAMs.

Jouppi et al., “In-Datacenter Performance Analysis of a Tensor Processing Unit”, ISCA 2017.

# Modern Special-Purpose ASICs



**Cerebras WSE**  
1.2 Trillion transistors  
46,225 mm<sup>2</sup>

- The largest ML accelerator chip
- 400,000 cores



**Largest GPU**  
21.1 Billion transistors  
815 mm<sup>2</sup>


NVIDIA TITAN V

<https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning/>


<https://www.cerebras.net/cerebras-wafer-scale-engine-why-we-need-big-chips-for-deep-learning/> 25

**SAFARI**


# Modern GPUs




# They All Look the Same

	<b>Microprocessors</b>	<b>FPGAs</b>	<b>ASICs</b>
			
<b>In short:</b>	Common building block of computers	Reconfigurable hardware, flexible	You customize everything


# They All Look the Same

	<b>Microprocessors</b>	<b>FPGAs</b>	<b>ASICs</b>
			
<b>In short:</b>	Common building block of computers	Reconfigurable hardware, flexible	You customize everything
<b>Program Development Time</b>	minutes	days	months


# They All Look the Same

	<b>Microprocessors</b>	<b>FPGAs</b>	<b>ASICs</b>
			
<b>In short:</b>	Common building block of computers	Reconfigurable hardware, flexible	You customize everything
<b>Program Development Time</b>	minutes	days	months
<b>Performance</b>	o	+	++

# They All Look the Same

	<b>Microprocessors</b>	<b>FPGAs</b>	<b>ASICs</b>
			
<b>In short:</b>	Common building block of computers	Reconfigurable hardware, flexible	You customize everything
<b>Program Development Time</b>	minutes	days	months
<b>Performance</b>	o	+	++
<b>Good for</b>	Ubiquitous Simple to use	Prototyping Small volume	Mass production, Max performance

# They All Look the Same

	<b>Microprocessors</b>	<b>FPGAs</b>	<b>ASICs</b>
			
<b>In short:</b>	Common building block of computers	Reconfigurable hardware, flexible	You customize everything
<b>Program Development Time</b>	minutes	days	months
<b>Performance</b>	o	+	++
<b>Good for</b>	Ubiquitous Simple to use	Prototyping Small volume	Mass production, Max performance
<b>Programming</b>	Executable file	Bit file	Design masks
<b>Languages</b>	C/C++/Java/...	Verilog/VHDL	Verilog/VHDL
<b>Main Companies</b>	Intel, ARM, AMD, Apple, NVIDIA	Xilinx, Altera	TSMC, Globalfoundries

# They All Look the Same

Want to learn how these work

In short

## Microprocessors



Common building block of computers

## FPGAs



Reconfigurable hardware, flexible

By programming these

**Program Development Time**

minutes

days

months

**Performance**

o

+

++

**Good for**

Ubiquitous  
Simple to use

Prototyping

Mass production.

**Programming**

Executable file

Using this language

**Languages**

C/C++/Java/...

**Verilog/VHDL**

**Verilog/VHDL**

**Main Companies**

Intel, ARM, AMD,  
Apple, NVIDIA

Xilinx, Altera

TSMC,  
Globalfoundries

All Computers are Built Upon  
the Same Building Blocks

# Building Blocks of Modern Computers

# Transistors


# Transistors

## ■ Computers are built from very large numbers of very simple structures

- Intel's Pentium IV microprocessor, first offered for sale in 2000, was made up of more than **42 million MOS transistors**
- Intel's Core i7 Broadwell-E, offered for sale in 2016, is made up of more than **3.2 billion MOS transistors**

## ■ This lecture


- How the MOS transistor works (as a logic element)
- How these transistors are connected to form logic gates
- How logic gates are interconnected to form larger units that are needed to construct a computer



# MOS Transistor

---

- By combining
  - Conductors (**M**etal)
  - Insulators (**O**xide)
  - **S**emiconductors
- We get a Transistor (MOS)
- Why is this useful?
  - We can combine many of these to realize simple logic gates
- The **electrical properties** of metal-oxide semiconductors are well **beyond** the scope of what we want to understand in this course
  - They are below our lowest level of abstraction



# Different Types of MOS Transistors

---


- There are two types of MOS transistors: **n-type** and **p-type**



- They both operate “**logically**,” very similar to the way wall switches work

# How Does a Transistor Work?


---



- ❑ In order for the lamp to glow, electrons must flow
  - ❑ In order for electrons to flow, there must be a **closed circuit** from the power supply to the lamp and back to the power supply
  - ❑ The lamp can be **turned on and off** by simply manipulating the wall switch to make or break the closed circuit
-

# How Does a Transistor Work?

- Instead of the wall switch, we could use an **n-type** or a **p-type** MOS transistor to make or break the closed circuit



Schematic of an **n-type** MOS transistor


If the gate of an **n-type** transistor is supplied with a **high** voltage, the connection from source to drain acts like a **piece of wire**

Depending on the technology,  
high voltage can range from 0.3V to 3V

If the gate of the **n-type** transistor is supplied with **zero** voltage, the connection between the source and drain is **broken**


# How Does a Transistor Work?

- The n-type transistor in a circuit with a battery and a bulb



- The p-type transistor works in exactly the opposite fashion from the n-type transistor

The circuit is closed when the gate is supplied with 3V




# Logic Gates

# One Level Higher in the Abstraction

---

- **Now, we know how a MOS transistor works**
- How do we build logic out of MOS transistors?
- We construct basic logic structures out of individual MOS transistors
- These **logical units** are named **logic gates**
  - They implement simple **Boolean** functions




# Making Logic Blocks Using CMOS Technology

- Modern computers use both **n-type** and **p-type** transistors, i.e. Complementary MOS (**CMOS**) technology


$$\text{nMOS} + \text{pMOS} = \text{CMOS}$$

- The simplest logic structure that exists in a modern computer




# Functionality of Our CMOS Circuit

What happens when the input is connected to 0V?



# Functionality of Our CMOS Circuit

What happens when the input is connected to 3V?



# CMOS NOT Gate


- This is actually the CMOS NOT Gate

- Why do we call it NOT?

- If  $A = 0V$  then  $Y = 3V$
  - If  $A = 3V$  then  $Y = 0V$

- **Digital circuit:** one possible interpretation

- Interpret  $0V$  as logical (binary) **0** value
  - Interpret  $3V$  as logical (binary) **1** value





A	P	N	Y
0	ON	OFF	1
1	OFF	ON	0

$$Y = \bar{A}$$

# CMOS NOT Gate

- This is actually the CMOS NOT Gate
- Why do we call it NOT?
  - If  $A = 0V$  then  $Y = 3V$
  - If  $A = 3V$  then  $Y = 0V$
- **Digital circuit:** one possible interpretation
  - Interpret  $0V$  as logical (binary) **0** value
  - Interpret  $3V$  as logical (binary) **1** value




**Truth table:** shows what is the logical output of the circuit for each possible input

A	Y
0	1
1	0



# Another CMOS Gate: What Is This?

- Let's build more complex gates!



# CMOS NAND Gate

- Let's build more complex gates!




$$Y = \overline{A \cdot B} = \overline{AB}$$

A	B	P1	P2	N1	N2	Y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	1
1	0	OFF	ON	ON	OFF	1
1	1	OFF	OFF	ON	ON	0


- P1 and P2 are in **parallel**; only one must be ON to pull the output up to 3V
- N1 and N2 are connected in **series**; both must be ON to pull the output to 0V

# CMOS NAND Gate

- Let's build more complex gates!



$$Y = \overline{A \cdot B} = \overline{AB}$$




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

# CMOS AND Gate


- How can we make an AND gate?

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




$$Y = A \cdot B = AB$$



We make an AND gate using  
one NAND gate and  
one NOT gate






# CMOS NOT, NAND, AND Gates



$A$	$Y$
0	1
1	0


$A$	$B$	$Y$
0	0	1
0	1	1
1	0	1
1	1	0

$A$	$B$	$Y$
0	0	0
0	1	0
1	0	0
1	1	1



# General CMOS Gate Structure

- The general form used to construct any inverting logic gate, such as: NOT, NAND, or NOR
  - The networks may consist of transistors in series or in parallel
  - When transistors are in parallel, the network is **ON** if one of the transistors is **ON**
  - When transistors are in series, the network is **ON** only if all transistors are **ON**




pMOS transistors are used for pull-up  
nMOS transistors are used for pull-down

# General CMOS Gate Structure (II)

- Exactly one network should be ON, and the other network should be OFF at any given time

- If both networks are ON at the same time, there is a **short circuit** → likely incorrect operation



- If both networks are OFF at the same time, the output is **floating** → undefined



pMOS transistors are used for pull-up  
nMOS transistors are used for pull-down

# Digging Deeper: Why This Structure?

- MOS transistors are **not perfect** switches
- pMOS transistors pass 1's well but 0's poorly
- nMOS transistors pass 0's well but 1's poorly
- pMOS transistors are good at “pulling up” the output
- nMOS transistors are good at “pulling down” the output



# Digging Deeper: Latency

---

- Which one is faster?
  - Transistors in series
  - Transistors in parallel
- Series connections are slower than parallel connections
  - More resistance on the wire
- How do you alleviate this latency?
  - See H&H Section 1.7.8 for an example:  
**pseudo-nMOS Logic**




Figure 1.39 Generic pseudo-nMOS gate




Figure 1.40 Pseudo-nMOS four-input NOR gate

# Digging Deeper: Power Consumption

---

- Dynamic Power Consumption
    - $C * V^2 * f$ 
      - C = capacitance of the circuit (wires and gates)
      - V = supply voltage
      - f = charging frequency of the capacitor
  - Static Power consumption
    - $V * I_{leakage}$ 
      - supply voltage \* leakage current
  - Energy Consumption
    - Power \* Time
  - See more in H&H Chapter 1.8
-

# Common Logic Gates

**Buffer**



A	Z
0	0
1	1

**AND**



A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1

**OR**



A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1

**XOR**



A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

**Inverter**



A	Z
0	1
1	0

**NAND**



A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0

**NOR**



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

**XNOR**




A	B	Z
0	0	1
0	1	0
1	0	0
1	1	1

# Larger Gates

---



- We can extend the gates to more than 2 inputs
- Example: 3-input AND gate, 10-input NOR gate
- See your readings



**Figure 1.35 Three-input NAND gate schematic**

Aside: Moore's Law:  
Enabler of Many Gates on a Chip


# An Enabler: Moore's Law



Moore, “Cramming more components onto integrated circuits,”  
Electronics Magazine, 1965.

Component counts double every other year

# Microprocessor Transistor Counts 1971-2011 & Moore's Law




Number of transistors on an integrated circuit doubles ~ every two years

## Moore's Law – The number of transistors on integrated circuit chips (1971-2016)

Our World  
in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Data source: Wikipedia ([https://en.wikipedia.org/wiki/Transistor\\_count](https://en.wikipedia.org/wiki/Transistor_count))

The data visualization is available at [OurWorldInData.org](http://OurWorldInData.org). There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Max Roser.


Moore's Law: The number of transistors on microchips doubles every two years

Our World  
in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years.

This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

## Transistor count



Data source: Wikipedia ([wikipedia.org/wiki/Transistor\\_count](https://en.wikipedia.org/w/index.php?title=Transistor_count&oldid=1000000000))

[OurWorldinData.org](http://OurWorldinData.org) – Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

# Recommended Reading

---

- Moore, “Cramming more components onto integrated circuits,” Electronics Magazine, 1965.
  - Only 3 pages
  - A quote:

*“With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65 000 components on a single silicon chip.”*
  - Another quote:

*“Will it be possible to remove the heat generated by tens of thousands of components in a single silicon chip?”*
-

# How Do We Keep Moore's Law

---

- **Manufacturing smaller transistors/structures**
  - Some structures are already a few atoms in size
- **Developing materials with better properties**
  - Copper instead of Aluminum (better conductor)
  - Hafnium Oxide, air for Insulators
  - Making sure all materials are compatible is the challenge
- **Optimizing the manufacturing steps**
  - How to use 193nm ultraviolet light to pattern 20nm structures
- **New technologies**
  - FinFET, Gate All Around transistor, Single Electron Transistor...

# Combinational Logic Circuits

# We Can Now Build Logic Circuits

---

Now, we understand the workings of the basic logic gates


What is our next step?

Build some of the logic structures that are important components of the microarchitecture of a computer!

- A logic circuit is composed of:
    - Inputs
    - Outputs
  - *Functional specification* (describes relationship between inputs and outputs)
  - *Timing specification* (describes the delay between inputs changing and outputs responding)
- 
- The diagram shows a rectangular box representing a logic circuit. Inside the box, the words "functional spec" and "timing spec" are stacked vertically. Three arrows point into the left side of the box, labeled "inputs". Two arrows point out from the right side of the box, labeled "outputs".

# Types of Logic Circuits

---



## ■ **Combinational Logic**

- ❑ Memoryless
- ❑ Outputs are strictly dependent on the combination of input values that are being applied to circuit *right now*
- ❑ In some books called Combinatorial Logic

## ■ **Later we will learn: Sequential Logic**

- ❑ Has memory
  - Structure stores history → Can "store" data values
- ❑ Outputs are determined by previous (historical) and current values of inputs

# Boolean Equations


# Functional Specification

---

- Functional specification of outputs in terms of inputs
- What do we mean by “function”?
  - Unique mapping from input values to output values
  - The same input values produce the same output value every time
  - No memory (does not depend on the history of input values)
- ***Example (full 1-bit adder – more later):***

$$S = F(A, B, C_{in})$$

$$C_{out} = G(A, B, C_{in})$$




$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

# Simple Equations: NOT / AND / OR

$\bar{A}$  (*reads “not A”*) is 1 iff A is 0



A	$\bar{A}$
0	1
1	0

$A \cdot B$  (*reads “A and B”*) is 1 iff A and B are both 1



A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


$A + B$  (*reads “A or B”*) is 1 iff either A or B is 1



A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1

# Boolean Algebra: Big Picture

- An algebra on 1's and 0's
  - with AND, OR, NOT operations
- What you start with
  - **Axioms:** basic things about objects and operations you just assume to be true at the start
- What you derive first
  - **Laws and theorems:** allow you to manipulate Boolean expressions
  - ...also allow us to do some simplification on Boolean expressions
- What you derive later
  - More “sophisticated” properties useful for manipulating digital designs represented in the form of Boolean equations



# Boolean Algebra: Axioms

## *Formal version*

1.  $B$  contains at least two elements,  $0$  and  $1$ , such that  $0 \neq 1$

2. *Closure*  $a, b \in B$ ,

- (i)  $a + b \in B$
- (ii)  $a \cdot b \in B$

3. *Commutative Laws*:  $a, b \in B$ ,

- (i)
- (ii)

4. *Identities*:  $0, 1 \in B$

- (i)
- (ii)

5. *Distributive Laws*:

- (i)
- (ii)

6. *Complement*:

- (i)
- (ii)

## *English version*

Math formality...

Result of AND, OR stays  
in set you start with

For primitive AND, OR of  
2 inputs, order doesn't matter

There are identity elements  
for AND, OR, that give you back  
what you started with

- distributes over  $+$ , just like algebra  
...but  $+$  distributes over  $\cdot$ , also (!!)

There is a complement element;  
AND/ORing with it gives the identity elm.

# Boolean Algebra: Duality

## ■ Observation

- All the axioms come in “dual” form
- Anything true for an expression also true for its dual
- So any derivation you could make that is true, can be flipped into dual form, and it stays true

## ■ Duality — More formally

- A dual of a Boolean expression is derived by replacing
  - Every **AND** operation with... an **OR** operation
  - Every **OR** operation with... an **AND**
  - Every **constant 1** with... a **constant 0**
  - Every **constant 0** with... a **constant 1**
  - But don’t change any of the literals or play with the complements!

**Example**

$$\begin{aligned} a \cdot (b + c) &= (a \cdot b) + (a \cdot c) \\ \rightarrow a + (b \cdot c) &= (a + b) \cdot (a + c) \end{aligned}$$

# Boolean Algebra: Useful Laws

---

*Operations with 0 and 1:*

$$\begin{aligned}1. \quad X + 0 &= X \\2. \quad X + 1 &= 1\end{aligned}$$

Dual  
↓

$$\begin{aligned}1D. \quad X \cdot 1 &= X \\2D. \quad X \cdot 0 &= 0\end{aligned}$$

AND, OR with identities  
gives you back the original  
variable or the identity

*Idempotent Law:*

$$3. \quad X + X = X$$

$$3D. \quad X \cdot X = X$$

AND, OR with self = self

*Involution Law:*

$$4. \quad \overline{\overline{X}} = X$$

double complement =  
no complement

*Laws of Complementarity:*

$$5. \quad X + \overline{X} = 1$$

$$5D. \quad X \cdot \overline{X} = 0$$

AND, OR with complement  
gives you an identity

*Commutative Law:*

$$6. \quad X + Y = Y + X$$

$$6D. \quad X \cdot Y = Y \cdot X$$

Just an axiom...

# Useful Laws (cont)

## *Associative Laws:*

$$7. (X + Y) + Z = X + (Y + Z) \\ = X + Y + Z$$

$$7D. (X \cdot Y) \cdot Z = X \cdot (Y \cdot Z) \\ = X \cdot Y \cdot Z$$

Parenthesis order  
does not matter

## *Distributive Laws:*

$$8. X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$$

$$8D. X + (Y \cdot Z) = (X + Y) \cdot (X + Z) \quad \text{Axiom}$$

## *Simplification Theorems:*

9.

9D.

10.

10D.

11.

11D.

Useful for  
simplifying  
expressions

Actually worth remembering — they show up a lot in real designs...

# Boolean Algebra: Proving Things

---

*Proving theorems via axioms of Boolean Algebra:*

**EX: Prove the theorem:**  $X \cdot Y + X \cdot \bar{Y} = X$

**Distributive (5)**

**Complement (6)**

**Identity (4)**

**EX2: Prove the theorem:**  $X + X \cdot Y = X$

**Identity (4)**

**Distributive (5)**

**Identity (2)**

**Identity (4)**

# DeMorgan's Law: Enabling Transformations

---

*DeMorgan's Law:*

$$12. \overline{(X + Y + Z + \dots)} = \overline{X} \cdot \overline{Y} \cdot \overline{Z} \dots$$

$$12D. \overline{(X \cdot Y \cdot Z \cdot \dots)} = \overline{X} + \overline{Y} + \overline{Z} + \dots$$

---

## ■ Think of this as a transformation

- Let's say we have:

$$F = A + B + C$$

- Applying DeMorgan's Law (12), gives us

$$F = \overline{\overline{(A + B + C)}} = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C}}$$

At least one of A, B, C is TRUE --> It is **not** the case that A, B, C are **all** false

---

# DeMorgan's Law (Continued)

These are conversions between different types of logic functions  
They can prove useful if you do not have every type of gate

$$A = \overline{(X + Y)} = \overline{X}\overline{Y}$$

NOR is equivalent to AND with inputs complemented



X	Y	$\overline{X + Y}$	$\overline{X}$	$\overline{Y}$	$\overline{XY}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

$$B = \overline{(XY)} = \overline{X} + \overline{Y}$$

NAND is equivalent to OR with inputs complemented



X	Y	$\overline{XY}$	$\overline{X}$	$\overline{Y}$	$\overline{X} + \overline{Y}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

We did not cover the remaining  
slides in Lecture 4

# Digital Design & Computer Arch.

## Lecture 4: Combinational Logic I

Prof. Onur Mutlu

ETH Zürich  
Spring 2021  
5 March 2021

# Using Boolean Equations to Represent a Logic Circuit

# Sum of Products Form: Key Idea

---

- Assume we have the truth table of a Boolean Function
- How do we express the function in terms of the inputs in a **standard** manner?
- Idea: **Sum of Products** form
- Express the truth table as a two-level Boolean expression
  - that contains **all** input variable combinations that result in a 1 output
  - If ANY of the combinations of input variables that results in a 1 is TRUE, then the output is 1
  - $F = \text{OR}$  of all input variable combinations that result in a 1

# Some Definitions

---

- **Complement:** variable with a bar over it

$$\bar{A}, \bar{B}, \bar{C}$$

- **Literal:** variable or its complement

$$A, \bar{A}, B, \bar{B}, C, \bar{C}$$

- **Implicant:** product (AND) of literals

$$(A \cdot B \cdot \bar{C}), (\bar{A} \cdot C), (B \cdot \bar{C})$$

- **Minterm:** product (AND) that includes **all** input variables

$$(A \cdot B \cdot \bar{C}), (\bar{A} \cdot \bar{B} \cdot C), (\bar{A} \cdot B \cdot \bar{C})$$

- **Maxterm:** sum (OR) that includes **all** input variables

$$(A + \bar{B} + \bar{C}), (\bar{A} + B + \bar{C}), (A + B + \bar{C})$$

# Two-Level Canonical (Standard) Forms

---

- Truth table is the unique **signature** of a Boolean *function* ...
  - But, it is an expensive representation
- A Boolean function can have many alternative Boolean expressions
  - i.e., many alternative Boolean expressions (and gate realizations) may have the same truth table (and function)
  - If they all say the same thing, why do we care?
    - Different Boolean expressions lead to different gate realizations
- Canonical form: standard form for a Boolean expression
  - Provides a unique algebraic signature

# Two-Level Canonical Forms

## Sum of Products Form (SOP)

Also known as **disjunctive normal form** or **minterm expansion**

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$F = \overline{A}\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C + AB\overline{C} + ABC$$

The diagram illustrates the mapping from the truth table rows to the minterms in the SOP equation. Arrows point from each row where F=1 to its corresponding minterm term. Row 0 maps to  $\overline{A}\overline{B}C$ , rows 1, 2, and 4 map to  $A\overline{B}\overline{C}$ , rows 3 and 5 map to  $A\overline{B}C$ , row 6 maps to  $AB\overline{C}$ , and row 7 maps to  $ABC$ .

- Each row in a truth table has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)

All Boolean equations can be written in SOP form

# SOP Form — Why Does It Work?

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>
1	1	0	1
1	1	1	1

$$F = \overline{A}\overline{B}C + A\overline{B}\overline{C} + \boxed{A\overline{B}C} + A\overline{B}\overline{C} + ABC$$

This input  
Activates  
this term

The diagram illustrates the mapping between the inputs and the output terms. The inputs are represented by binary strings: 000, 001, 010, 011, 100, 101, 110, and 111. The output terms are:  $\overline{A}\overline{B}C$  (for 001),  $A\overline{B}\overline{C}$  (for 010),  $\boxed{A\overline{B}C}$  (for 101, highlighted in gray),  $A\overline{B}\overline{C}$  (for 110), and  $ABC$  (for 111). Arrows show the flow from each input row to its corresponding term in the expression. The row where  $A=1, B=0, C=1$  is explicitly labeled "Activates this term".

- Only the shaded product term —  $A\overline{B}C = 1 \cdot \overline{0} \cdot 1$  — will be 1
- No other product terms will “turn on” — they will all be 0
- So if inputs A B C correspond to a product term in expression,
  - We get  $0 + 0 + \dots + 1 + \dots + 0 + 0 = 1$  for output
- If inputs A B C do not correspond to any product term in expression
  - We get  $0 + 0 + \dots + 0 = 0$  for output

# Aside: Notation for SOP

- Standard “shorthand” notation
  - If we agree on the **order** of the variables in the rows of truth table...
    - then we can enumerate each row with the decimal number that corresponds to the binary number created by the input pattern

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

**100 = decimal 4 so this is minterm #4, or m4**

**111 = decimal 7 so this is minterm #7, or m7**

f =


**We can write this as a sum of products**

**Or, we can use a summation notation**

# Canonical SOP Forms

A	B	C	minterms
0	0	0	$\bar{A}\bar{B}\bar{C}$ = m0
0	0	1	$\bar{A}\bar{B}C$ = m1
0	1	0	$\bar{A}BC$ = m2
0	1	1	$\bar{A}B\bar{C}$ = m3
1	0	0	$A\bar{B}\bar{C}$ = m4
1	0	1	$A\bar{B}C$ = m5
1	1	0	$ABC$ = m6
1	1	1	$A\bar{B}\bar{C}$ = m7

Shorthand Notation for  
Minterms of 3 Variables



2-Level AND/OR  
Realization

*F in canonical form:*

$$\begin{aligned}F(A,B,C) &= \sum m(3,4,5,6,7) \\&= m3 + m4 + m5 + m6 + m7\end{aligned}$$


*F =*

*canonical form  $\neq$  minimal form*

*F*

# From Logic to Gates

- **SOP (sum-of-products) leads to two-level logic**
- Example:  $Y = (\overline{A} \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot C)$



# Alternative Canonical Form: POS

We can have another form of representation


DeMorgan of SOP of  $\bar{F}$

## A product of sums (POS)

$$F = (A + B + C)(A + B + \bar{C})(A + \bar{B} + C)$$

Each sum term represents one of the “zeros” of the function

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




For the given input, only the shaded sum term will equal 0

$$A + \bar{B} + C = 0 + \bar{1} + 0$$

Anything ANDed with 0 is 0; Output F will be 0

# Consider A=0, B=1, C=0



Only one of the products will be 0, anything ANDed with 0 is 0

Therefore, the output is  $F = 0$

# POS: How to Write It

A	B	C	F	$F = (A + B + C)(A + B + \bar{C})(A + \bar{B} + C)$
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	$A$
1	0	0	1	$A + \bar{B}$
1	0	1	1	$+ C$
1	1	0	1	
1	1	1	1	

**Maxterm form:**

1. Find truth table rows where F is 0
2. 0 in input col  $\rightarrow$  true literal
3. 1 in input col  $\rightarrow$  complemented literal
4. OR the literals to get a Maxterm
5. AND together all the Maxterms

*Or just remember, POS of F is the same as the DeMorgan of SOP of  $\bar{F}$  !!*

# Canonical POS Forms

*Product of Sums / Conjunctive Normal Form / Maxterm Expansion*

A	B	C	Maxterms
0	0	0	$A + B + C = M_0$
0	0	1	$A + B + \bar{C} = M_1$
0	1	0	$A + \bar{B} + C = M_2$
0	1	1	$A + \bar{B} + \bar{C} = M_3$
1	0	0	$\bar{A} + B + C = M_4$
1	0	1	$\bar{A} + B + \bar{C} = M_5$
1	1	0	$\bar{A} + \bar{B} + C = M_6$
1	1	1	$\bar{A} + \bar{B} + \bar{C} = M_7$

$$F = (A + B + C)(A + B + \bar{C})(A + \bar{B} + C)$$
$$\prod M(0, 1, 2)$$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Maxterm shorthand notation  
for a function of three variables

Note that you  
form the  
maxterms around  
the “zeros” of the  
function

This is **not** the  
complement of  
the function!

# Useful Conversions

## 1. Minterm to Maxterm conversion:

rewrite minterm shorthand using maxterm shorthand  
replace minterm indices with the indices not already used

$$\text{E.g., } F(A, B, C) = \sum m(3, 4, 5, 6, 7) = \prod M(0, 1, 2)$$

## 2. Maxterm to Minterm conversion:

rewrite maxterm shorthand using minterm shorthand  
replace maxterm indices with the indices not already used

$$\text{E.g., } F(A, B, C) = \prod M(0, 1, 2) = \sum m(3, 4, 5, 6, 7)$$

## 3. Expansion of $F$ to expansion of $\bar{F}$ :

$$\begin{aligned} \text{E.g., } F(A, B, C) &= \sum m(3, 4, 5, 6, 7) &\longrightarrow \bar{F}(A, B, C) &= \sum m(0, 1, 2) \\ &= \prod M(0, 1, 2) &\longrightarrow &= \prod M(3, 4, 5, 6, 7) \end{aligned}$$

## 4. Minterm expansion of $F$ to Maxterm expansion of $\bar{F}$ :

rewrite in Maxterm form, using the same indices as  $F$

$$\begin{aligned} \text{E.g., } F(A, B, C) &= \sum m(3, 4, 5, 6, 7) &\longrightarrow \bar{F}(A, B, C) &= \prod M(3, 4, 5, 6, 7) \\ &= \prod M(0, 1, 2) &\longrightarrow &= \sum m(0, 1, 2) \end{aligned}$$

# Combinational Building Blocks used in Modern Computers

# Combinational Building Blocks

---


- Combinational logic is often grouped into larger building blocks to build more **complex systems**
- Hides the **unnecessary gate-level details** to emphasize the function of the building block
- We now look at:
  - Decoder
  - Multiplexer
  - Full adder
  - PLA (Programmable Logic Array)

# Decoder

---



- “Input pattern detector”
- $n$  inputs and  $2^n$  outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The **one output** that is logically 1 is the output corresponding to the input **pattern** that the logic circuit is expected to detect
- Example: 2-to-4 decoder

$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



# Decoder (I)

- $n$  inputs and  $2^n$  outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The **one output** that is logically 1 is the output corresponding to the input **pattern** that the logic circuit is expected to detect




# Decoder (II)

- The decoder is useful in determining how to interpret a bit pattern

- It could be the address of a row in DRAM, that the processor intends to read from**

- It could be an instruction in the program and the processor has to decide what action to do! (based on *instruction opcode*)**




# Multiplexer (MUX), or Selector

---



- Selects one of the  $N$  inputs to connect it to the output
  - based on the value of a  $\log_2 N$ -bit control input called **select**
- Example: 2-to-1 MUX

$S$	$D_1$	$D_0$	$Y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



# Multiplexer (MUX), or Selector (II)


- Selects one of the  $N$  inputs to connect it to the output
  - based on the value of a  $\log_2 N$ -bit control input called **select**
- Example: 2-to-1 MUX



# Multiplexer (MUX), or Selector (III)

- The output C is always connected to either the input A or the input B
  - Output value depends on the value of the **select line S**



S	C
0	A
1	B



- Your task:** Draw the schematic for an 4-input (4:1) MUX
  - Gate level: as a combination of basic AND, OR, NOT gates
  - Module level: As a combination of 2-input (2:1) MUXes

# A 4-to-1 Multiplexer

---



# Full Adder (I)

## ■ Binary addition

- Similar to decimal addition
- From right to left
- One column at a time
- One sum and one carry bit

$$\begin{array}{r} a_{n-1}a_{n-2}\dots a_1a_0 \\ b_{n-1}b_{n-2}\dots b_1b_0 \\ \hline c_n & c_{n-1} & \dots & c_1 \\ \hline s_{n-1} & \dots & s_1s_0 \end{array}$$


- Truth table of binary addition on **one column** of bits within two n-bit operands

$a_i$	$b_i$	$carry_i$	$carry_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Full Adder (II)

## ■ Binary addition

- ❑ N 1-bit additions
- ❑ **SOP of 1-bit addition**




$$\begin{array}{r} a_{n-1} a_{n-2} \dots a_1 a_0 \\ b_{n-1} b_{n-2} \dots b_1 b_0 \\ \hline c_n & c_{n-1} & \dots & c_1 \\ \hline s_{n-1} & \dots & s_1 s_0 \end{array}$$

$a_i$	$b_i$	$carry_i$	$carry_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


# 4-Bit Adder from Full Adders

- Creating a **4-bit adder** out of 1-bit full adders
  - To add two 4-bit binary numbers A and B




# Adder Design: Ripple Carry Adder

---




**Figure 5.5 32-bit ripple-carry adder**

# Adder Design: Carry Lookahead Adder




(a)



(b)


# PLA: Recall: From Logic to Gates

- **SOP (sum-of-products) leads to two-level logic**
- Example:  $Y = (\overline{A} \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) + (A \cdot \overline{B} \cdot C)$




# The Programmable Logic Array (PLA)

- The below logic structure is a very **common** building block for implementing any collection of logic functions one wishes to
  - An **array** of AND gates followed by an **array** of OR gates
  - **How do we determine the number of AND gates?**
    - **Remember SOP:** the number of possible minterms
    - For an  $n$ -input logic function, we need a PLA with  $2^n$   $n$ -input AND gates
  - **How do we determine the number of OR gates?** The number of output columns in the truth table




# The Programmable Logic Array (PLA)

- How do we implement a logic function?
  - Connect the output of an AND gate to the input of an OR gate if the corresponding minterm is included in the SOP
  - This is a simple programmable logic
- **Programming a PLA:** we program the connections from AND gate outputs to OR gate inputs to implement a desired logic function
- Have you seen any other type of programmable logic?
  - Yes! An FPGA...
  - An FPGA uses more advanced structures, as we saw in Lecture 3




# PLA Example (I)


---




# PLA Example Function (II)



# PLA Example Function (III)




# Implementing a Full Adder Using a PLA



This input should not be connected to any outputs

We do not need this output



Truth table of a full adder

$a_i$	$b_i$	$carry_i$	$carry_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Logical (Functional) Completeness

---

- Any logic function we wish to implement could be accomplished with a PLA
  - PLA consists of **only** AND gates, OR gates, and inverters
  - We just have to program connections based on SOP of the intended logic function
- The set of gates {AND, OR, NOT} is **logically complete** because we can build a circuit to carry out the specification of **any truth table** we wish, without using any other kind of gate
- NAND is also logically complete. So is NOR.
  - **Your task:** Prove this.

# More Combinational Building Blocks


---

- H&H Chapter 2 in full
  - Required Reading
  - E.g., see Tri-state Buffer and Z values in Section 2.6
- H&H Chapter 5
  - Will be required reading soon.
- You will benefit greatly by reading the “combinational” parts of Chapter 5 soon.
  - Sections 5.1 and 5.2

# Tri-State Buffer

---

- A tri-state buffer enables gating of different signals onto a wire



**Figure 2.40 Tristate buffer**

- **Floating signal (Z):** Signal that is not driven by any circuit
  - Open circuit, floating wire


# Example: Use of Tri-State Buffers

---

- Imagine a wire connecting the CPU and memory
  - At any time only the CPU or the memory can place a value on the wire, both not both
  - You can have two tri-state buffers: one driven by CPU, the other memory; and ensure at most one is enabled at any time


# Example Design with Tri-State Buffers

---




# Another Example


---



# Multiplexer Using Tri-State Buffers




**Figure 2.56** Multiplexer using tristate buffers



# Aside: Logic Using Multiplexers (II)

- Multiplexers can be used as lookup tables to perform logic functions




# Aside: Logic Using Multiplexers (III)

- Multiplexers can be used as lookup tables to perform logic functions


A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$$Y = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{B}C$$



# Aside: Logic Using Decoders (I)

- Decoders can be combined with OR gates to build logic functions.




**Figure 2.65** Logic function using decoder

# Logic Simplification using Boolean Algebra Rules

# Recall: Full Adder in SOP Form Logic


---



$a_i$	$b_i$	$carry_i$	$carry_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# Goal: Simplified Full Adder

---



$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

$C_{in}$	$A$	$B$	$C_{out}$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

**How do we simplify Boolean logic?**

# Quick Recap on Logic Simplification

---

- The original Boolean expression (i.e., logic circuit) may not be optimal

$$F = \sim A(A + B) + (B + AA)(A + \sim B)$$

- Can we reduce a given Boolean expression to an equivalent expression **with fewer terms**?

$$F = A + B$$

- The **goal** of logic simplification:
  - **Reduce** the number of gates/inputs
  - **Reduce** implementation cost

**A basis for what the automated design tools are doing today**

---

# Logic Simplification

- Systematic techniques for simplifications
  - amenable to automation

**Key Tool: The Uniting Theorem —  $F = A\bar{B} + AB$**

A	B	F
0	0	0
1	1	1

$$F = A\bar{B} + AB = A(\bar{B} + B) = A(1) = A$$

**Essence of Simplification:**  
Find two element subsets of the ON-set where only one variable changes its value. This single varying variable *can be eliminated!*

value is not needed

$\rightarrow B \text{ is eliminated, } A \text{ remains}$

A	B	G
0	0	1
0	1	0
1	0	1
1	1	0

$$G = \bar{A}\bar{B} + A\bar{B} = (\bar{A} + A)\bar{B} = \bar{B}$$

B's value stays the same within the ON-set rows

A's value changes within the ON-set rows

$\rightarrow A \text{ is eliminated, } B \text{ remains}$

# Logic Simplification: Karnaugh Maps (K-Maps)

# Karnaugh Maps are Fun...

---

- A pictorial way of minimizing circuits by visualizing opportunities for simplification
- They are for you to **study on your own...**
  
- See Backup Slides
- Read H&H Section 2.7
- Watch videos of Lectures 5 and 6 from 2019 Digitech course:
  - <https://youtu.be/0ks0PeaOUjE?list=PL5Q2soXY2Zi8J58xLKBNFQFHRO3GrXxA9&t=4570>
  - <https://youtu.be/ozs18ARNG6s?list=PL5Q2soXY2Zi8J58xLBNFQFHRO3GrXxA9&t=220>

# Complex Cases

---

- One example

$$Cout = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

- Problem

- **Easy** to see how to apply Uniting Theorem...
  - **Hard** to know if you applied it in all the right places...
  - ...especially in a function of many more variables

- Question

- Is there an easier way to find potential simplifications?
  - i.e., potential applications of Uniting Theorem...?

- Answer

- Need an intrinsically *geometric* representation for Boolean  $f( )$
  - Something we can draw, see...

# Karnaugh Map

- Karnaugh Map (K-map) method
  - K-map is an alternative method of representing the **truth table** that helps **visualize adjacencies** in up to 6 dimensions
  - Physical adjacency  $\leftrightarrow$  Logical adjacency

**2-variable K-map**

		B	0	1
		A	00	01
A	0	00	01	
	1	10	11	

**3-variable K-map**

		BC	00	01	11	10
		A	000	001	011	010
A	0	000	001	011	010	
	1	100	101	111	110	


**4-variable K-map**

		CD	00	01	11	10
		AB	0000	0001	0011	0010
AB	00	0000	0001	0011	0010	
	01	0100	0101	0111	0110	
AB	11	1100	1101	1111	1110	
	10	1000	1001	1011	1010	

**Numbering Scheme:** 00, 01, 11, 10 is called a “Gray Code” — only a *single bit (variable) changes* from one code word and the next code word

# Karnaugh Map Methods

	<i>BC</i>	00	01	11	10
<i>A</i>	0	000	001	011	010
1	100	101	111	110	




**K-map adjacencies go “around the edges”**

**Wrap around from first to last column**

**Wrap around from top row to bottom row**

# K-map Cover - 4 Input Variables



$$F(A, B, C, D) = \sum m(0, 2, 5, 8, 9, 10, 11, 12, 13, 14, 15)$$
$$F = A + \bar{B}\bar{D} + B\bar{C}D$$

**Strategy for “circling” rectangles on Kmap:**

**Biggest “oops!” that people forget:**

# Logic Minimization Using K-Maps

---


- Very simple guideline:
  - Circle all the rectangular blocks of 1's in the map, using the fewest possible number of circles
    - Each circle should be as large as possible
  - Read off the implicants that were circled
  
- More formally:
  - A Boolean equation is minimized when it is written as a sum of the fewest number of prime implicants
  - Each circle on the K-map represents an implicant
  - The largest possible circles are prime implicants

# K-map Rules

---

- **What can be legally combined (circled) in the K-map?**
  - Rectangular groups of **size  $2^k$**  for any integer k
  - Each cell has the same value (1, for now)
  - All values must be adjacent
    - Wrap-around edge is okay
- **How does a group become a term in an expression?**
  - Determine which literals are constant, and which vary across group
  - Eliminate varying literals, then AND the constant literals
    - constant 1 → use **X**, constant 0 → use  **$\bar{X}$**
- **What is a good solution?**
  - Biggest groupings → eliminate more variables (literals) in each term
  - Fewest groupings → fewer terms (gates) all together
  - OR together all AND terms you create from individual groups

# K-map Example: Two-bit Comparator




**Design Approach:**

**Write a 4-Variable K-map  
for each of the 3  
output functions**


A	B	C	D	F1	F2	F3
0	0	0	0	1	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	1	0
1	1	1	0	0	0	1
1	1	1	1	1	0	0

# K-map Example: Two-bit Comparator (2)



A	B	C	D	$F_1$	$F_2$	$F_3$
0	0	0	0	1	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	1	0	0

# K-map Example: Two-bit Comparator (3)



$$F_2 =$$

$F_3 = ?$  (Exercise for you)

A	B	C	D	$F_1$	$F_2$	$F_3$
0	0	0	0	1	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	1	0	0

# K-maps with “Don’t Care”

- Don’t Care really means *I don’t care what my circuit outputs if this appears as input*
  - You have an engineering choice to use DON’T CARE patterns intelligently as 1 or 0 to better **simplify** the circuit

A	B	C	D	F	G
...					
0	1	1	0	X	X
0	1	1	1		
1	0	0	0	X	X
1	0	0	1		
...					

*I can pick 00, 01, 10, 11 independently of below*

*I can pick 00, 01, 10, 11 independently of above*

# Example: BCD Increment Function

- BCD (Binary Coded Decimal) digits
  - Encode decimal digits 0 - 9 with bit patterns  $0000_2$  —  $1001_2$
  - When **incremented**, the decimal sequence is 0, 1, ..., 8, 9, 0, 1

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

These input patterns **should never be encountered** in practice  
(hey -- it's a BCD number!)  
So, associated output values are  
**“Don’t Cares”**

# K-map for BCD Increment Function

A B

+  
W X

Z (without don't cares) =

Z (with don't cares) =

10	1		X	X
----	---	--	---	---


10			X	X
----	--	--	---	---

Y

AB

CD

	00	01	11	10
00		1		1
01		1		1
11	X	X	X	X
10			X	X



# K-map Summary

---

- Karnaugh maps as a formal systematic approach for logic simplification
- 2-, 3-, 4-variable K-maps
- K-maps with “Don’t Care” outputs
- H&H Section 2.7

# Digital Design & Computer Arch.

## Lecture 4: Combinational Logic I

Prof. Onur Mutlu

ETH Zürich  
Spring 2021  
5 March 2021