

# Faculty of Engineering and Technology Department of Electrical and Computer Engineering

**ENCS 2110** 

**EXP 8 Pre-Lab: Introduction to QUARTUSII Software** 

Student's name: Anas Al Sayed

**Student's No.:** 1221020

Section: 10

**Instructor:** Hanya Radwan

#### ✓ Half Adder (Data Flow)

A Half Adder adds two bits and produces a Sum (S) and Carry (C).

```
//Anas Al Sayed 1221020
2
  ■module half adder (
3
       input A, B,
4
       output S, C
5
  );
6
       assign S = A ^ B; // XOR for Sum
       assign C = A & B; // AND for Carry
7
8
   endmodule
9
```

### ✓ Full Adder using Half Adder (Structural)

A Full Adder consists of two Half Adders and an OR gate.

```
1 //Anas Al Sayed 1221020
 2 ■module half adder (
 3
        input A, B,
 4
        output S, C
 5);
        assign S = A ^ B;
 6
 7
        assign C = A & B;
 8 endmodule
 9
10 ≡module full adder (
        input A, B, Cin,
11
        output Sum, Cout
12
13);
14
        wire S1, C1, C2;
15
16
        half adder HA1 (.A(A), .B(B), .S(S1), .C(C1));
17
        half adder HA2 (.A(S1), .B(Cin), .S(Sum), .C(C2));
18
19
        assign Cout = C1 | C2;
20
21 endmodule
22 =
```

#### ✓ 2-bit Counter (Behavioral)

A 2-bit counter counts from 00 to 11 (0 to 3 in decimal).

```
//Anas Al Sayed 1221020
 2
   ■module counter 2bit (
3
        input clk, reset,
 4
        output reg [1:0] Q
 5
   );
 6
        always @(posedge clk or posedge reset) begin
7
             if (reset)
                 Q \le 2'b00;
8
 9
             else
10
                 Q \le Q + 1;
11
        end
12 ≡endmodule
```

#### √ 8-to-1 Multiplexer (Behavioral)

An 8x1 MUX selects one of 8 inputs based on a 3-bit select line.

```
//Anas Al Sayed 1221020
 2 ≡module mux8x1 (
 3
        input [7:0] D,
 4
        input [2:0] sel,
 5
        output reg Y
 6
   );
 7
 8 =
        always @(*) begin
9
                case (sel)
                  3'b000: Y = D[0];
10
11
                  3'b001: Y = D[1];
12
                  3'b010: Y = D[2];
13
                  3'b011: Y = D[3];
14
                 3'b100: Y = D[4];
15
                 3'b101: Y = D[5];
16
                 3'b110: Y = D[6];
17
                 3'b111: Y = D[7];
18
                  default: Y = 0;
19
             endcase
20
        end
21 =endmodule
```

✓ 2x4 Decoder using Basic Gates (Structural)
 A 2x4 decoder takes 2 inputs and produces 4 outputs.

```
//Anas Al Sayed 1221020
 1
   ■module decoder2x4 (
 2
         input A, B,
 4
        output DO, D1, D2, D3
 5
    );
 6
         assign D0 = \sim A \& \sim B;
 7
         assign D1 = ~A & B;
         assign D2 = A & ~B;
 8
         assign D3 = A \& B;
 9
10 =endmodule
```

## ✓ The waveform for the above parts.

