Assignment #3

88-448: Digital Computer Architecture


Use the Quartus 13.0sp1 tool ("web" version found in the undergraduate lab as well as www.altera.com) to implement the MIPS design found below (Fig 4.24 in 4th Rev Ed. of text). This is a single clock cycle implementation, no pipelining.

To simplify your implementation, avoid high levels of abstraction and keep your HDL coding to only a single or very few processes. You may use either VHDL or Verilog. Memory devices can simply be treated as arrays of registers for simplicity in the interfacing; make their depth no more than 32 words.

Use the MIPS reference card (found on the course web site) as a reference for the opcode and function numbers. The testing "code" is provided on the next page in assembly as well as HDL bit encoding.

This is not a group or team assignment; your work should be unique to you.


Please implement only the following opcodes: addiu, addu, beq, bne, j, lw, sltiu, sltu, sw, subu, syscall (only used to stop your simulation).




Testing code:

```
start:
        addiu
                 $t0,$0,0
        addiu
                $t1,$0,1
        addiu
                $t2,$0,0
        addiu
                 $t3,$0,4
        addiu
                $t4,$0,0x2000
loop1: sw
                 $t2,0($t4)
        addu
                 $t2,$t2,$t1
        addiu
                 $t4,$t4,4
        sltiu
                 $at,$t2,16
        bne
                 $at,$0,loop1
        addiu
                 $t4,$t4,8
loop2:
        subu
                 $t2,$t2,$t1
        SW
                 $t2,-8($t4)
        addu
                 $t4,$t4,$t3
        beq
                 $t2,$0,loop3
        j
                loop2
loop3:
        addiu
                 $t4,$0,0x1ff8
        addiu
                $t3,$0,32
loop4:
        lw
                 $t5,8($t4)
        addiu
                 $t5,$t5,-32768
        SW
                 $t5,8($t4)
        addu
                 $t2,$t2,$t1
        addiu
                 $t4,$t4,4
        sltu
                 $at,$t2,$t3
        bne
                 $at,$0,loop4
        addiu
                 $v0,$v0,10
        syscall
```

The first loop fills memory from 0x2000 to 0x202f with values from 0x0 to 0xf (increasing). The second loop fills memory from 0x2040 to 0x206f with values from 0xf to 0x0 (decreasing). The result is shown below:



The last loop takes the values from 0x2000 to 0x206f and adds "-32768" to them to produce a large negative number. The sign extension should work such that the upper 16 bits of the results are all 1's. The result is shown below:



In all three loops, memory is accessed using different offsets; this is to test that portion of your design. The memory area of 0x2000 to 0x206f will write to RAM from 0x0 to 0x1f. This address is used such that the code can be tested also in MARS since it will not allow you to write to program memory since it uses a shared memory architecture.

The last two lines perform a syscall to stop the running of the program. Your code should only stop on the syscall opcode; it doesn't need to evaluate the registers to determine the correct action, just stop.

VHDL	Verilog
ROM[0]<="0010010000001000000000000000000000000	ROM[0]<=32'b0010010000001000000000000000000000000
ROM[1]<="00100100000010010000000000000001";	ROM[1]<=32'b00100100000010010000000000000001;
ROM[2]<="0010010000001010000000000000000";	ROM[2]<=32'b0010010000001010000000000000000000000
ROM[3]<="001001000000101100000000000000100";	ROM[3]<=32'b0010010000001011000000000000000000000
ROM[4]<="001001000000110000100000000000";	ROM[4]<=32'b0010010000001100001000000000000;
ROM[5]<="101011011001010000000000000000";	ROM[5]<=32'b101011011000101000000000000000000;
ROM[6]<="00000001010010010101000000100001";	ROM[6]<=32'b00000001010010010101000000100001;
ROM[7]<="0010010110001100000000000000000000000	ROM[7]<=32'b0010010110001100000000000000000000000
ROM[8]<="001011010100000100000000000000000";	ROM[8]<=32'b0010110101000010000000000010000;
ROM[9]<="000101000010000011111111111111111";	ROM[9]<=32'b0001010000100000111111111111111111;
ROM[10]<="00100101100011000000000000000000000";	ROM[10]<=32'b0010010110001100000000000000000000000
ROM[11]<="00000001010010010101000000100011";	ROM[11]<=32'b00000001010010010101000000100011;
ROM[12]<="1010110110001010111111111111111000";	ROM[12]<=32'b101011011000101011111111111111000;
ROM[13]<="00000001100010110110000000100001";	ROM[13]<=32'b00000001100010110110000000100001;
ROM[14]<="0001000101000000000000000000000000000	ROM[14]<=32'b0001000101000000000000000000000000000
ROM[15]<="0000100000000000000000000000000000000	ROM[15]<=32'b0000100000000000000000000001011;
ROM[16]<="0010010000001100000111111111111000";	ROM[16]<=32'b001001000000110000011111111111000;
ROM[17]<="0010010000001011000000000000000000";	ROM[17]<=32'b001001000000101100000000000100000;
ROM[18]<="10001101100011010000000000000000000";	ROM[18]<=32'b1000110110001101000000000000000000000
ROM[19]<="0010010110110110110000000000000000";	ROM[19]<=32'b0010010110110110110000000000000000000
ROM[20]<="101011011000110100000000000001000";	ROM[20]<=32'b1010110110001101000000000000000000000
ROM[21]<="00000001010010010101000000100001";	ROM[21]<=32'b00000001010010010101000000100001;
ROM[22]<="0010010110001100000000000000000000000	ROM[22]<=32'b0010010110001100000000000000000000000
ROM[23]<="00000001010010110000100000101011";	ROM[23]<=32'b00000001010010110000100000101011;
ROM[24]<="0001010000100000111111111111111001";	ROM[24]<=32'b000101000010000011111111111111001;
ROM[25]<="001001000100001000000000000001010";	ROM[25]<=32'b00100100010000100000000000001010;
ROM[26]<="000000000000000000000000000000000000	ROM[26]<=32'b0000000000000000000000000001100;