

dalmir silva <dalmirdasilva@gmail.com>

Camera pins

dalmir silva <dalmirdasilva@gmail.com>
To: dalmir silva <dalmirdasilva@gmail.com>

Tue, Nov 20, 2012 at 4:03 PM

VDD	GND
SDIOC	SDIOD
VSYNC	HREF
PCLK	XCLK
D7	D6
D5	D4
D3	D2
D1	D0
RESET	PWDN

Pin	Туре	Description
VDD**	Supply	Power supply
GND	Supply	Ground level
SDIOC	Input	SCCB clock
SDIOD	Input/Output	SCCB data
VSYNC	Output	Vertical synchronization
HREF	Output	Horizontal synchronization
PCLK	Output	Pixel clock
XCLK	Input	System clock
D0-D7	Output	Video parallel output
RESET	Input	Reset (Active low)
PWDN	Input	Power down (Active high)

--

Dalmir da Silva Software Engineer T&T/HP