Trends in Mixed Signal Validation

Sunil Kumar Intel, Bangalore

Agenda


- Mixed Signal System
- Evolution of MSV
- Verilog-AMS Overview
- Mixed Signal Tools
- Steps in MSV
- Conclusion

Mixed Signal System

- A system having some parts in analog domain and some in digital domain
- A typical chip has these mixed signal blocks:

PLLs and CLK dist.	Power Distribution	BIAS Gen/Comp
Thermal Sensors	Resets	Sideband IOs
High Speed Interconnect		

Mixed Signal System: An Example



Evolution of MSV


- Generation I
 - Analog ←→ Digital interactions were quite less
 - Analog was verified in CKT simulator while digital was verified in digital simulator
 - A $\leftarrow \rightarrow$ D were verified by manually review
- Generation II
 - Analog blocks were modeled in Verilog/VHDL
 - These models were calibrated with CKT to some extent
 - Analog blocks were still verified in CKT simulators
 - A $\leftarrow \rightarrow$ D were covered using the created models
 - The models were incapable of modeling analog behavior, e.g., voltage levels, ramp, termination effect etc

Evolution of MSV

- Generation III
 - Share of Mixed signal circuits has grown rapidly
 - PLLs, DDR3/4, PCI Express, 10/40GbE, HyperTransport, FBD, QPI
 - Digital models are not sufficient enough
 - HDLs have been created for analog and mixed signal
 - Verilog-AMS, VHDL-AMS
 - Analog and mixed signal blocks are modeled in AMS HDL
 - New tools came up to support these languages
 - Mentor's ADMS, Cadence's AMS, Synopsys's Discovery-AMS
 - Most of these tools have started supporting Fast SPICE

Verilog-AMS Overview

- Extension of Verilog HDL
- Adds analog and mixed signal capabilities
- Alignment of Verilog-AMS with the SystemVerilog is WIP




Verilog-AMS: Examples

```
`include "disciplines.vams"
module res10ohm (
   res_in,
   res_out
);
    inout
             res_in, res_out;
    electrical res_in, res_out;
    parameter real RES_VALUE = 10.0;
    analog begin
       V(res_in, res_out) <+
            RES_VALUE*I(res_in, res_out);
    end
endmodule
```

```
`include "disciplines.vams"
module dig2ana (
   dig_in,
   ana out
);
            dig_in;
   input
   output ana_out;
   wire
             dig_in;
   electrical ana_out;
             ana value;
   real
   analog begin
     if (dig_in == 1)
                      ana value = 1.1;
     else
                       ana value = 0.0:
     V(ana_out) <+ transition(ana_value, 0,
             10e-12);/
   end
endmodule
```

On Modeling

- Validation is as good as the models
- The models need to be accurate enough
- And for speed, they need to have enough abstractions



Mixed Signal Tools

- Combine two different methods of simulation
 - Event-driven simulation as found in logic simulators
 - Continuous-time simulation as found in circuit simulators
- Use digital simulator and analog simulator

Mentor's ADMS : Modelsim + Eldo

Synopsys's Discovery-AMS: VCS + Nanosim


• Cadence's AMS: NC-Sim + Spectre

- On top of these the tool has to
 - Split the netlist in Verilog and SPICE and insertion of connect modules
 - Set up and run the simulation by synchronizing the time steps of two simulators

Steps in MSV


- Step 1: Modeling
 - Identify the CKT blocks which needs to be modeled in AMS
 - Create AMS models with inputs from CKT team
 - Extensively calibrate these models with the corresponding CKT blocks
- Step 2: Block Validation
 - Extensive validation of all the closed loops and complex features in lower level testbenches
 - Each analog block can have any one of the views: Digital, AMS, SPICE
- Step 3: Cluster/System Level Validation
 - Validate the sequence and inter-dependencies of the features validated at block level
 - Most of the traditional digital validation techniques can be used, e.g., randomization, coverage, Specman/SV based testbenches etc.
 - Reuse of corresponding digital validation environment is possible

Example: Charge Pump PLL



Ref: August, N., "A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips", ISQED 2008

MSV Testbench in SV



Ref: August, N., "A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips", ISQED 2008

Conclusions

- Mixed Signal Validation has become an important component of the validation space
- The MSV tools have matured
- Many fatal bugs which were earlier found only in post-silicon can be uncovered in MSV
- Most of the digital validation techniques can be used

References

- Verilog-AMS Language Reference Manual
 - http://www.verilog.org/verilog-ams/htmlpages/public-docs/lrm/2.3/VAMS-LRM-2-3.pdf
- "The Designer's Guide to Verilog-AMS", Kenneth S. Kundert and Olaf Zinke, Springer, 2004
- Verilog-AMS models examples:
 - http://www.designers-guide.org/VerilogAMS/

Q&A