

# Novel approach for accelerating Mixed Signal Verification through System Verilog and Analog assertions

Yogesh Mittal, Neeraj Chandak, Nitin Goel

#### Dec 19th 2012

#### Confidential and Proprietary

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorfQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. off. Beekfit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorlQ Converge, Qorivva, QUICC Engine, SMARTMOS, TurboLink, VortiQa and Xfrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.



#### **Challenges**

- Large number of configurations & programming options for most AIP blocks
- No formal Equivalence check for VAMS & SPICE models
- Non-Overlapping Verification cycles
- Huge time on AMS simulation
- Simple Verilog-AMS Drivers/Monitors used to automate AMS Verification
- Large effort that goes into developing VAMS Components





## Verilog vs VAMS

#### VAMS has following additional Advantages:

- Notion of Current and Voltages in digital simulation
- More construct than verilog





### **VAMS** vs Digital Simulation

#### In VAMS

- No randomization
- Very low interaction with other high level languages like C.

#### In Digital

- No notion of Electrical Interface
- No voltage domain checking is possible as only 0 and 1 are level





#### **Current Solutions**

Spice Simulation to check analog behavior but has inherent problems

- Comes very late in design cycle
- Long run time
- Very less feature can be verified
- No overlap with Digital verification so lead to change in digital logic at very end





#### **Our Solution**


#### SV-Real and VAMS

- Data generation in SV domain
- Simplified VAMS for Test bench purpose
- Random and Coverage driven Verification
- Re-usable Test bench
- High performance accurate models for VAMS at RTL





## **Mix Signal Testbench Architecture**





#### Confidential and Proprietary



#### SV Real Vs VAMS interactions


```
//Function to generate Random Real number
function real genRealRandom( int minRange , int maxRange , int divFac );
  real RandRealout; //generated real number
  int NumRange;

NumRange= $urandom_range ( (minRange*divFac), (maxRange*divFac)) ;

RandRealout = $itor(NumRange)/$itor(divFac);

return(RandRealout);

endfunction
```



SV Testbench : Electrical Interface with DUV

```
** freescale ™
```

```
module Vsrc switch(V out, gnd node);
input gnd node;
output V out; // Electrical Output going to connect to [
electrical V out, V src;
electrical gnd node;
  analog
  begin
    if (drv en)
       V(V src, V out) <+ V x on;
                                                     // vo
    else
      I(V src, V out) <+ V(V src, V out) / R off;
                                                    // cur
     V(V src,gnd node) <+ transition(V reg,10p,t rise);</pre>
  end
 task set V:
   input V in; // Real output from SV Driver
   real V in;
   begin
     V_reg = V in;
   end
```

Confidential and Proprietary

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorlQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. 8. Tm. Off. Beeklit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorlQ Qonverge, Qorivva, QUICC Engine, SMARTMOS, Turbolink, Vortige and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.




endtask

#### **Data and Noise generation**

```
// --- task to generate sine wave using DPI
                                                                              2,000,000ns
                                                                                         4,000,000ns
                                                                                                                 8,000,000ns
                                                             Cursor ▼
// --- randomize amplitude( amp ),
// --- theta , DC Offset (offest) is
// --- provided through System Verilog Real
                                                   AFE CHOINP
                                                             0.1969
// --- Number Randomization
// --- Sine Wave is Driven through Vams inter
task Sine wave(input real theta ,
                input real amp ,
                input real offset);
ams if.V p ch <= (offset + amp*math pkg::sin(theta));
```

```
task White_noise( ref  real noise );
integer temp;
real theta;
while(1)begin
  theta = 2*3.14159*200000*time_s;
  noise =0.1*math_pkg::sin(theta);
  ams_if.Noise <= noise;
  @(posedge ams_if.ipg_clk);
  end
endtask</pre>
```






#### Confidential and Proprietary




- The functionality requirement from analog models
- Voltage measurement in both differential and common mode.
- Variable programmable sampling rates
- Run time Configurable analog gain
- User selectable reference voltage source.







## Output with unfiltered Noise(>40 Mhz)







#### Results

S.No.	Functionality	AMS	Proposed	Benefits of Proposed
		*Simulation	Method	Method
1.	Single run individual block (ADC, Low Pass Filter, Gain Amplifier, Power Connectivity, Sampling precision check)	>3-6hrs	~30 mins	<ol> <li>Development Cycle time is reduced</li> <li>More features can be verified in given time frame</li> </ol>
2.	Single test Combined blocks (ADC, Low Pass Filter, Gain Amplifier, Power Connectivity, Sampling precision check)	~24hrs	~1hr	
3.	Randomization	No	Yes	Robust Verification
4.	Configurable accuracy at signal sampling time	No	Yes	Speed up simulation





DA\_IP

- Multiple IP Features to be verified
- Exhaustive coverage needed
- Across corner Cz. Needed
- Simulation Speed very important
- Moderately Accurate VAMS Model
- Approach : VAMS Based RNM Simulation with SV-VAMS approach





## THANK YOU

