

Differential Amplifiers.

The differential amplifier operation has become the dominant choice in today's high performance analog and mixed-signal circuits.

- The analysis and design of CMOS differential amplifiers.
- We will analyze both the large-signal & small-signal behavior.

- The study of differential pairs with diode-connected and current source loads as well as differential cascode stages.


We will also introduce the concept of common-mode rejection & formulae for differential amplifiers.

- Single-Ended and differential operation
A single-ended signal is defined as one that is measured w.r.t. a fixed potential, usually the ground.


- A differential signal is defined as one that is measured between two nodes that have equal and opposite signal excursions around a fixed potential.

- In the strict sense, the two nodes must also exhibit equal impedances to that potential.

As shown in fig 4. two types of signals
 Conceptually the "center" potential in differential signalling is called the "common-mode (cm) level."



a) Single ended, ~~leitende~~ ~~Leitung~~ ~~Leiter~~ ~~Leiter~~



b) differential signals

an. identisch d. Doppel Leitroeffekt, A.
 Dopp. reiben mit Steel. Verhindern ZF Test:
 Entfernen, langsam abwischen. Wasch lösung nicht
 leitfähig. loslassen, waschen
 feste sichtbar und oft verschwunden
 Test mit einem kapazitiven Sensor, tiefen

* Basic differential pair

The dc transfer characteristics of a

source - coupled pair will be

eff to obtain, tail current V_{DD}

22nd Jan 2022, 11:17 AM




fig. n-channel MOSFET source coupled
pair.

Consider the n-channel MOSFET source coupled pair as shown in above fig. 2.2.1. n-channel source coupled pair.

The following analysis applies equally well to a corresponding p-channel source - coupled pair with appropriate sign changes.

In monolithic form, a transistor current source, called a tail current source, is

is usually connected to sources of M_1 & M_2 . In that case I_{TAN} and R_{TAN} together form a Norton-equivalent model of the tail current source.

For this large signal analysis, we assume that the output resistance of the tail current source is $R_{TAN} \rightarrow \infty$. Also we assume that the output resistance of each Transistor, $r_o \rightarrow \infty$.

Although these assumptions do not strongly affect the low frequency, large signal behaviour of the circuit, they could have a significant impact on the small-signal behavior.

Therefore, we will reconsider these assumptions when we analyze the circuit from a small-signal standpoint. From KVL around the input loop,

$$V_{i_1} - V_{gs1} + V_{g_2} - V_{i_2} = 0 \quad (1)$$

Transistor operates in non-saturation

$$\text{when } V_{i_1} \leq V_{DD} \text{ & } V_{i_2} \leq V_{DD} \quad (2)$$

$$\text{therefore, } V_{gs1} = V_{i_1} + I_{ds} \cdot 2 \cdot I_{ds} \cdot k' (w/L) \quad (2)$$

$$V_{GS2} = V_t + I_d k' (w/L) \quad (2)$$

Substitute (2) & (3) into (1)

$$V_{id} = V_t - V_{GS2} = \sqrt{I_d k' \frac{w}{L}} - \sqrt{I_d k' \frac{w}{L}} \quad (4)$$

form KCL at the source M₁ & M₂

$$I_{d1} + I_{d2} = I_{TALL} \quad (5)$$

Solving eq (5) for I_{d2}, substituting into

$$I_{d2} = I_{TALL} - I_{d1}$$

$$I_{d1} = \frac{I_{TALL}}{2} + \frac{k' w}{4 L} V_{id} \quad \left| \begin{array}{l} 4 I_{TALL} - V_{id}^2 \\ k' (w/L) \end{array} \right. \quad (6)$$

Since |I_{d1}| > |I_{TALL}|, then V_{id} > 0, therefore

term can't be possible.

$$I_{d1} = \frac{I_{TALL}}{2} + \frac{k' w}{4 L} V_{id} \quad \left| \begin{array}{l} 4 I_{TALL} - V_{id}^2 \\ k' (w/L) \end{array} \right. \quad (7)$$

Substituting (6) into (5)

$$I_{d2} = \frac{I_{TALL}}{2} - \frac{k' w}{4 L} V_{id} \quad \left| \begin{array}{l} 4 I_{TALL} - V_{id}^2 \\ k' (w/L) \end{array} \right. \quad (8)$$

eqn ⑦ & ⑧ are valid when both transistors operate in the active or saturation region.

We assume that neither transistor operates in the trapezoidal region.

When M_1 turns off, $I_{d1} = 0$

$$I_{d2} = I_{TALL}$$

M_2 turns off to I_{TALL} mode on other hand.

$$I_{d1} = I_{TALL}$$

$I_{d1} = I_{TALL}$ & $I_{d2} = 0$ when M_2 turns off.

Substituting these values in eqn ④


$$\frac{V_{id}}{k_1(W/L)} \leq \frac{2I_{TALL}}{k_1(W/L)}$$

Since $I_{d1} = I_{d2} = I_{TALL}$ when $V_{id} = 0$

$$| Mid | \leq f_2 \left(\frac{2I_{TALL}}{k_1(W/L)} \right)$$

$$= \sqrt{2(V_{id})} \quad | V_{id} = 0$$

$$| Mid | \leq \sqrt{2(V_{id})} \quad | V_{id} = 0$$



dc transfer characteristics of the MOS
Source coupled pair.

(Coverdale) $V_{ov} = V_{GS} - V_t$ determined when
and left with $V_{id} = 0$.

for differential output voltages

$$V_{od} = V_{o1} - V_{o2} = V_{dd} - I_{d1}R_o - V_{dd} + I_{d2}R_o$$

Since $I_{id} = 0$ when $V_{id} = 0$.


$$V_{od} = 0 \text{ when } V_{id} = 0$$

M_1 & M_2 are identical & if identical resistors are connected to the drains of M_1 & M_2 , $V_{od} = 0$

This property allows direct coupling of cascade MOS differential pairs as in bipolar case.

* Qualitative Analysis:-

Let us consider that in Fig.



$$\text{Now } R_D = R_{D1} = R_{D2}$$

newly balanced state, $V_{out1} = V_{out2} = V_{DD}$ (ilibrium)

$0 - 1.5V$ Basic differential pair

$V_{in1} - V_{in2}$ varies from $-\infty$ to ∞


V_{in1} is much more negative than V_{in2} ,
M₁ is off, M₂ is on, & $I_{D2} = I_{SS}$

$0 - 1.5V$ newly $0 - 1.5V$ with
thus $V_{out1} = V_{DD}$ and $V_{out2} = V_{DD} - R_D I_{SS}$

As V_{in1} is brought closer to V_{in2} , M₁ gradually turns on, drawing a fraction of I_{SS} from R_D & hence lowering V_{out1} .

Since $I_{D1} + I_{D2} = I_{SS}$, the drain current of M₂ decreases & V_{out2} rises.

$0 - 1.5V$, I_{D1} increases & I_{D2} decreases, V_{out1} goes down & V_{out2} goes up.



a)

b)

GID-MP characteristics of a differential pair